
William D. Coleman
Examiner (ID: 9388, Phone: (571)272-1856 , Office: P/2823 )
| Most Active Art Unit | 2823 |
| Art Unit(s) | 2895, 2814, 2823 |
| Total Applications | 2468 |
| Issued Applications | 2201 |
| Pending Applications | 77 |
| Abandoned Applications | 202 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16715613
[patent_doc_number] => 20210082760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => DEVICE CHIP AND METHOD OF MANUFACTURING DEVICE CHIP
[patent_app_type] => utility
[patent_app_number] => 16/571800
[patent_app_country] => US
[patent_app_date] => 2019-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15499
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16571800
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/571800 | Device chip and method of manufacturing device chip | Sep 15, 2019 | Issued |
Array
(
[id] => 16715551
[patent_doc_number] => 20210082698
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => Method and Structure of Cut End with Self-Aligned Double Patterning
[patent_app_type] => utility
[patent_app_number] => 16/571407
[patent_app_country] => US
[patent_app_date] => 2019-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6939
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16571407
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/571407 | Method and structure of cut end with self-aligned double patterning | Sep 15, 2019 | Issued |
Array
(
[id] => 17048197
[patent_doc_number] => 11101388
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/571585
[patent_app_country] => US
[patent_app_date] => 2019-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4097
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16571585
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/571585 | Semiconductor device | Sep 15, 2019 | Issued |
Array
(
[id] => 16448200
[patent_doc_number] => 10840131
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Patterning methods for semiconductor devices and structures resulting therefrom
[patent_app_type] => utility
[patent_app_number] => 16/568531
[patent_app_country] => US
[patent_app_date] => 2019-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 63
[patent_no_of_words] => 16751
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16568531
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/568531 | Patterning methods for semiconductor devices and structures resulting therefrom | Sep 11, 2019 | Issued |
Array
(
[id] => 16332255
[patent_doc_number] => 20200303221
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => SEMICONDUCTOR DEVICE MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/562526
[patent_app_country] => US
[patent_app_date] => 2019-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2846
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16562526
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/562526 | SEMICONDUCTOR DEVICE MANUFACTURING METHOD | Sep 5, 2019 | Abandoned |
Array
(
[id] => 16566846
[patent_doc_number] => 10892222
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-01-12
[patent_title] => Anti-fuse for an integrated circuit (IC) product and method of making such an anti-fuse for an IC product
[patent_app_type] => utility
[patent_app_number] => 16/560591
[patent_app_country] => US
[patent_app_date] => 2019-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7334
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16560591
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/560591 | Anti-fuse for an integrated circuit (IC) product and method of making such an anti-fuse for an IC product | Sep 3, 2019 | Issued |
Array
(
[id] => 16609265
[patent_doc_number] => 10910279
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Variable resistance memory devices
[patent_app_type] => utility
[patent_app_number] => 16/560516
[patent_app_country] => US
[patent_app_date] => 2019-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 46
[patent_no_of_words] => 7729
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16560516
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/560516 | Variable resistance memory devices | Sep 3, 2019 | Issued |
Array
(
[id] => 16187263
[patent_doc_number] => 10720605
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-21
[patent_title] => Device with light emitting element
[patent_app_type] => utility
[patent_app_number] => 16/555162
[patent_app_country] => US
[patent_app_date] => 2019-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 9092
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16555162
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/555162 | Device with light emitting element | Aug 28, 2019 | Issued |
Array
(
[id] => 15274701
[patent_doc_number] => 20190386085
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-19
[patent_title] => DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/552819
[patent_app_country] => US
[patent_app_date] => 2019-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9955
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16552819
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/552819 | Display apparatus | Aug 26, 2019 | Issued |
Array
(
[id] => 15274465
[patent_doc_number] => 20190385967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-19
[patent_title] => UNIFORM ELECTROCHEMICAL PLATING OF METAL ONTO ARRAYS OF PILLARS HAVING DIFFERENT LATERAL DENSITIES AND RELATED TECHNOLOGY
[patent_app_type] => utility
[patent_app_number] => 16/550045
[patent_app_country] => US
[patent_app_date] => 2019-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5152
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16550045
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/550045 | Uniform electrochemical plating of metal onto arrays of pillars having different lateral densities and related technology | Aug 22, 2019 | Issued |
Array
(
[id] => 16502662
[patent_doc_number] => 10868060
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Photoelectric detection substrate, method for fabricating the same, and photoelectric detection device
[patent_app_type] => utility
[patent_app_number] => 16/542441
[patent_app_country] => US
[patent_app_date] => 2019-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 9317
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16542441
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/542441 | Photoelectric detection substrate, method for fabricating the same, and photoelectric detection device | Aug 15, 2019 | Issued |
Array
(
[id] => 16631614
[patent_doc_number] => 20210050267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-18
[patent_title] => FinFET Device and Method
[patent_app_type] => utility
[patent_app_number] => 16/542578
[patent_app_country] => US
[patent_app_date] => 2019-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8910
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16542578
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/542578 | FinFET device and method | Aug 15, 2019 | Issued |
Array
(
[id] => 16410105
[patent_doc_number] => 10818670
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-27
[patent_title] => Memory device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/542954
[patent_app_country] => US
[patent_app_date] => 2019-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 5379
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16542954
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/542954 | Memory device and method for manufacturing the same | Aug 15, 2019 | Issued |
Array
(
[id] => 16631607
[patent_doc_number] => 20210050260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-18
[patent_title] => INTERCONNECT STRUCTURE HAVING FULLY ALIGNED VIAS
[patent_app_type] => utility
[patent_app_number] => 16/542532
[patent_app_country] => US
[patent_app_date] => 2019-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7095
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16542532
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/542532 | Interconnect structure having fully aligned vias | Aug 15, 2019 | Issued |
Array
(
[id] => 16593934
[patent_doc_number] => 10903211
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-01-26
[patent_title] => Gate devices and methods of formation using angled ions
[patent_app_type] => utility
[patent_app_number] => 16/542658
[patent_app_country] => US
[patent_app_date] => 2019-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 41
[patent_no_of_words] => 6063
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16542658
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/542658 | Gate devices and methods of formation using angled ions | Aug 15, 2019 | Issued |
Array
(
[id] => 15564573
[patent_doc_number] => 20200066698
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => LIGHT-EMITTING MODULE AND TANDEM LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/542184
[patent_app_country] => US
[patent_app_date] => 2019-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6774
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16542184
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/542184 | Light-emitting module and tandem light-emitting device | Aug 14, 2019 | Issued |
Array
(
[id] => 16256889
[patent_doc_number] => 20200266264
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => SINGLE CRYSTAL MATERIAL AND METHOD OF FORMING THE SAME AND STACKED STRUCTURE AND CERAMIC ELECTRONIC COMPONENT AND DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/541883
[patent_app_country] => US
[patent_app_date] => 2019-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7813
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16541883
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/541883 | Single crystal material and method of forming the same and stacked structure and ceramic electronic component and device | Aug 14, 2019 | Issued |
Array
(
[id] => 16249600
[patent_doc_number] => 10748975
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-18
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 16/521984
[patent_app_country] => US
[patent_app_date] => 2019-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 12935
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16521984
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/521984 | Display device | Jul 24, 2019 | Issued |
Array
(
[id] => 15123579
[patent_doc_number] => 20190348423
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => Memory Arrays, and Methods of Forming Memory Arrays
[patent_app_type] => utility
[patent_app_number] => 16/521441
[patent_app_country] => US
[patent_app_date] => 2019-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8824
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16521441
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/521441 | Memory arrays, and methods of forming memory arrays | Jul 23, 2019 | Issued |
Array
(
[id] => 15093161
[patent_doc_number] => 20190341392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/515994
[patent_app_country] => US
[patent_app_date] => 2019-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11231
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16515994
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/515994 | Semiconductor device and method of manufacturing the same | Jul 17, 2019 | Issued |