
William F. Kraig
Supervisory Patent Examiner (ID: 956, Phone: (571)272-8660 , Office: P/2813 )
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2892, 2896, 2813, 2815 |
| Total Applications | 349 |
| Issued Applications | 135 |
| Pending Applications | 14 |
| Abandoned Applications | 201 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5838208
[patent_doc_number] => 20060118866
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-08
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/274481
[patent_app_country] => US
[patent_app_date] => 2005-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4657
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0118/20060118866.pdf
[firstpage_image] =>[orig_patent_app_number] => 11274481
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/274481 | Semiconductor device | Nov 15, 2005 | Abandoned |
Array
(
[id] => 4644859
[patent_doc_number] => 08022465
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-20
[patent_title] => 'Low hydrogen concentration charge-trapping layer structures for non-volatile memory'
[patent_app_type] => utility
[patent_app_number] => 11/274781
[patent_app_country] => US
[patent_app_date] => 2005-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 5416
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/022/08022465.pdf
[firstpage_image] =>[orig_patent_app_number] => 11274781
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/274781 | Low hydrogen concentration charge-trapping layer structures for non-volatile memory | Nov 14, 2005 | Issued |
Array
(
[id] => 4968527
[patent_doc_number] => 20070108529
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-17
[patent_title] => 'Strained gate electrodes in semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 11/272661
[patent_app_country] => US
[patent_app_date] => 2005-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5871
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20070108529.pdf
[firstpage_image] =>[orig_patent_app_number] => 11272661
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/272661 | Strained gate electrodes in semiconductor devices | Nov 13, 2005 | Abandoned |
Array
(
[id] => 5645913
[patent_doc_number] => 20060131645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-22
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/272482
[patent_app_country] => US
[patent_app_date] => 2005-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 11008
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0131/20060131645.pdf
[firstpage_image] =>[orig_patent_app_number] => 11272482
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/272482 | Semiconductor device and manufacturing method thereof | Nov 13, 2005 | Abandoned |
Array
(
[id] => 4968515
[patent_doc_number] => 20070108517
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-17
[patent_title] => 'LDMOS with independently biased source'
[patent_app_type] => utility
[patent_app_number] => 11/273222
[patent_app_country] => US
[patent_app_date] => 2005-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2279
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20070108517.pdf
[firstpage_image] =>[orig_patent_app_number] => 11273222
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/273222 | LDMOS with independently biased source | Nov 11, 2005 | Abandoned |
Array
(
[id] => 5863194
[patent_doc_number] => 20060097324
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-11
[patent_title] => 'Semiconductor integrated circuit and method for designing the same'
[patent_app_type] => utility
[patent_app_number] => 11/270662
[patent_app_country] => US
[patent_app_date] => 2005-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5555
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0097/20060097324.pdf
[firstpage_image] =>[orig_patent_app_number] => 11270662
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/270662 | Semiconductor integrated circuit and method for designing the same | Nov 9, 2005 | Abandoned |
Array
(
[id] => 5697543
[patent_doc_number] => 20060214227
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-28
[patent_title] => 'Semiconductor memory device and method of manufacturing semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 11/270501
[patent_app_country] => US
[patent_app_date] => 2005-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2637
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0214/20060214227.pdf
[firstpage_image] =>[orig_patent_app_number] => 11270501
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/270501 | Semiconductor memory device and method of manufacturing semiconductor memory device | Nov 9, 2005 | Abandoned |
Array
(
[id] => 4610228
[patent_doc_number] => 07994509
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-09
[patent_title] => 'Structure and method for thin film device with stranded conductor'
[patent_app_type] => utility
[patent_app_number] => 11/264321
[patent_app_country] => US
[patent_app_date] => 2005-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 8626
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/994/07994509.pdf
[firstpage_image] =>[orig_patent_app_number] => 11264321
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/264321 | Structure and method for thin film device with stranded conductor | Oct 31, 2005 | Issued |
Array
(
[id] => 8643194
[patent_doc_number] => 08368183
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-05
[patent_title] => 'Nitride semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/263036
[patent_app_country] => US
[patent_app_date] => 2005-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 29
[patent_no_of_words] => 19522
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11263036
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/263036 | Nitride semiconductor device | Oct 31, 2005 | Issued |
Array
(
[id] => 5863162
[patent_doc_number] => 20060097292
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-11
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/261531
[patent_app_country] => US
[patent_app_date] => 2005-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4399
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0097/20060097292.pdf
[firstpage_image] =>[orig_patent_app_number] => 11261531
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/261531 | Semiconductor device | Oct 30, 2005 | Abandoned |
Array
(
[id] => 5805081
[patent_doc_number] => 20060091433
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-04
[patent_title] => 'Semiconductor integrated circuit device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/260252
[patent_app_country] => US
[patent_app_date] => 2005-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8446
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0091/20060091433.pdf
[firstpage_image] =>[orig_patent_app_number] => 11260252
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/260252 | Semiconductor integrated circuit device and manufacturing method thereof | Oct 27, 2005 | Abandoned |
Array
(
[id] => 5031721
[patent_doc_number] => 20070096260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-03
[patent_title] => 'REDUCED PARASITIC AND HIGH VALUE RESISTOR AND METHOD OF MANUFACTURE'
[patent_app_type] => utility
[patent_app_number] => 11/163741
[patent_app_country] => US
[patent_app_date] => 2005-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 2925
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20070096260.pdf
[firstpage_image] =>[orig_patent_app_number] => 11163741
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/163741 | REDUCED PARASITIC AND HIGH VALUE RESISTOR AND METHOD OF MANUFACTURE | Oct 27, 2005 | Abandoned |
Array
(
[id] => 5038177
[patent_doc_number] => 20070090459
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-26
[patent_title] => 'Multiple gate printed transistor method and apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/259492
[patent_app_country] => US
[patent_app_date] => 2005-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2534
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20070090459.pdf
[firstpage_image] =>[orig_patent_app_number] => 11259492
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/259492 | Multiple gate printed transistor method and apparatus | Oct 25, 2005 | Abandoned |
Array
(
[id] => 5807843
[patent_doc_number] => 20060094198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-04
[patent_title] => 'Integrated analog circuit using switched capacitor technology'
[patent_app_type] => utility
[patent_app_number] => 11/257402
[patent_app_country] => US
[patent_app_date] => 2005-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6394
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0094/20060094198.pdf
[firstpage_image] =>[orig_patent_app_number] => 11257402
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/257402 | Integrated analog circuit using switched capacitor technology | Oct 24, 2005 | Abandoned |
Array
(
[id] => 4980574
[patent_doc_number] => 20070085130
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-04-19
[patent_title] => 'Tungsten-containing nanocrystal, an array thereof, a memory comprising such an array, and methods of making and operating the foregoing'
[patent_app_type] => utility
[patent_app_number] => 11/253472
[patent_app_country] => US
[patent_app_date] => 2005-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3851
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0085/20070085130.pdf
[firstpage_image] =>[orig_patent_app_number] => 11253472
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/253472 | Tungsten-containing nanocrystal, an array thereof, a memory comprising such an array, and methods of making and operating the foregoing | Oct 18, 2005 | Abandoned |
Array
(
[id] => 5713222
[patent_doc_number] => 20060076585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-13
[patent_title] => 'Semiconductor resistor and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/234172
[patent_app_country] => US
[patent_app_date] => 2005-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6048
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0076/20060076585.pdf
[firstpage_image] =>[orig_patent_app_number] => 11234172
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/234172 | Semiconductor resistor and method for manufacturing the same | Sep 25, 2005 | Abandoned |
Array
(
[id] => 5823795
[patent_doc_number] => 20060060977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-23
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/231749
[patent_app_country] => US
[patent_app_date] => 2005-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5284
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0060/20060060977.pdf
[firstpage_image] =>[orig_patent_app_number] => 11231749
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/231749 | Semiconductor device | Sep 21, 2005 | Abandoned |
Array
(
[id] => 5708095
[patent_doc_number] => 20060049439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-09
[patent_title] => 'Image device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/220295
[patent_app_country] => US
[patent_app_date] => 2005-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6295
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20060049439.pdf
[firstpage_image] =>[orig_patent_app_number] => 11220295
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/220295 | Image device and method of fabricating the same | Sep 5, 2005 | Abandoned |
Array
(
[id] => 5145753
[patent_doc_number] => 20070045807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Microelectronic devices and methods for manufacturing microelectronic devices'
[patent_app_type] => utility
[patent_app_number] => 11/217886
[patent_app_country] => US
[patent_app_date] => 2005-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4868
[patent_no_of_claims] => 57
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20070045807.pdf
[firstpage_image] =>[orig_patent_app_number] => 11217886
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/217886 | Microelectronic devices and methods for manufacturing microelectronic devices | Aug 31, 2005 | Abandoned |
Array
(
[id] => 5667177
[patent_doc_number] => 20060172527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-03
[patent_title] => 'Method for forming a defined recess in a damascene structure using a CMP process and a damascene structure'
[patent_app_type] => utility
[patent_app_number] => 11/198037
[patent_app_country] => US
[patent_app_date] => 2005-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7382
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0172/20060172527.pdf
[firstpage_image] =>[orig_patent_app_number] => 11198037
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/198037 | Method for forming a defined recess in a damascene structure using a CMP process and a damascene structure | Aug 4, 2005 | Abandoned |