William F. Kraig

Array ( [id] => 4752570 [patent_doc_number] => 20080160645 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'Semiconductor device and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 12/068390 [patent_app_country] => US [patent_app_date] => 2008-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 7860 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0160/20080160645.pdf [firstpage_image] =>[orig_patent_app_number] => 12068390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8306280 [patent_doc_number] => 08227817 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-24 [patent_title] => 'Elevated LED' [patent_app_type] => utility [patent_app_number] => 12/520125 [patent_app_country] => US [patent_app_date] => 2007-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 24 [patent_no_of_words] => 7816 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12520125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4901831 [patent_doc_number] => 20080111243 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-15 [patent_title] => 'High performance system-on-chip using post passivation process' [patent_app_type] => utility [patent_app_number] => 11/957509 [patent_app_country] => US [patent_app_date] => 2007-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8787 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0111/20080111243.pdf [firstpage_image] =>[orig_patent_app_number] => 11957509 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4775897 [patent_doc_number] => 20080283895 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-20 [patent_title] => 'Memory structure and fabricating method thereof' [patent_app_type] => utility [patent_app_number] => 11/953882 [patent_app_country] => US [patent_app_date] => 2007-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2903 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0283/20080283895.pdf [firstpage_image] =>[orig_patent_app_number] => 11953882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5318804 [patent_doc_number] => 20090056794 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-05 [patent_title] => 'OPERATING DEVICES INCLUDING EMBEDDED NANOPARTICLES' [patent_app_type] => utility [patent_app_number] => 11/951962 [patent_app_country] => US [patent_app_date] => 2007-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4095 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20090056794.pdf [firstpage_image] =>[orig_patent_app_number] => 11951962 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4863825 [patent_doc_number] => 20080142884 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-19 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 11/945861 [patent_app_country] => US [patent_app_date] => 2007-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3266 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0142/20080142884.pdf [firstpage_image] =>[orig_patent_app_number] => 11945861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4864362 [patent_doc_number] => 20080143421 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-19 [patent_title] => 'Bidirectional switch and method for driving bidirectional switch' [patent_app_type] => utility [patent_app_number] => 11/979405 [patent_app_country] => US [patent_app_date] => 2007-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7281 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0143/20080143421.pdf [firstpage_image] =>[orig_patent_app_number] => 11979405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4582637 [patent_doc_number] => 07851284 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-14 [patent_title] => 'Method for making GaN-based high electron mobility transistor' [patent_app_type] => utility [patent_app_number] => 11/980270 [patent_app_country] => US [patent_app_date] => 2007-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 24 [patent_no_of_words] => 5192 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/851/07851284.pdf [firstpage_image] =>[orig_patent_app_number] => 11980270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4667229 [patent_doc_number] => 20080042289 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-21 [patent_title] => 'High performance system-on-chip using post passivation process' [patent_app_type] => utility [patent_app_number] => 11/877654 [patent_app_country] => US [patent_app_date] => 2007-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8785 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20080042289.pdf [firstpage_image] =>[orig_patent_app_number] => 11877654 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4654868 [patent_doc_number] => 20080023728 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-31 [patent_title] => 'Semiconductor Integrated Circuits With Stacked Node Contact Structures' [patent_app_type] => utility [patent_app_number] => 11/868648 [patent_app_country] => US [patent_app_date] => 2007-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 16075 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20080023728.pdf [firstpage_image] =>[orig_patent_app_number] => 11868648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6458026 [patent_doc_number] => 20100090302 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-15 [patent_title] => 'RESONATOR' [patent_app_type] => utility [patent_app_number] => 12/444684 [patent_app_country] => US [patent_app_date] => 2007-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2197 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20100090302.pdf [firstpage_image] =>[orig_patent_app_number] => 12444684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4749301 [patent_doc_number] => 20080157372 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'Metal Line of Semiconductor Device and Manufacturing Method Thereof' [patent_app_type] => utility [patent_app_number] => 11/862281 [patent_app_country] => US [patent_app_date] => 2007-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1964 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0157/20080157372.pdf [firstpage_image] =>[orig_patent_app_number] => 11862281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4667080 [patent_doc_number] => 20080042140 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-21 [patent_title] => 'THREE DIMENSIONAL INTEGRATED CIRCUIT AND METHOD OF DESIGN' [patent_app_type] => utility [patent_app_number] => 11/847608 [patent_app_country] => US [patent_app_date] => 2007-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3595 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20080042140.pdf [firstpage_image] =>[orig_patent_app_number] => 11847608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5461654 [patent_doc_number] => 20090321854 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-31 [patent_title] => 'MIS FIELD EFFECT TRANSISTOR AND METHOD FOR MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/310362 [patent_app_country] => US [patent_app_date] => 2007-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 15248 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0321/20090321854.pdf [firstpage_image] =>[orig_patent_app_number] => 12310362 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5162994 [patent_doc_number] => 20070284574 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-13 [patent_title] => 'Method of Forming a Transistor Having a Dual Layer Dielectric' [patent_app_type] => utility [patent_app_number] => 11/778192 [patent_app_country] => US [patent_app_date] => 2007-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7835 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0284/20070284574.pdf [firstpage_image] =>[orig_patent_app_number] => 11778192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5230937 [patent_doc_number] => 20070293045 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-20 [patent_title] => 'Semiconductor device and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/808981 [patent_app_country] => US [patent_app_date] => 2007-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 5453 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0293/20070293045.pdf [firstpage_image] =>[orig_patent_app_number] => 11808981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4515041 [patent_doc_number] => 07932155 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-26 [patent_title] => 'Structure and method for performance improvement in vertical bipolar transistors' [patent_app_type] => utility [patent_app_number] => 11/760288 [patent_app_country] => US [patent_app_date] => 2007-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3820 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/932/07932155.pdf [firstpage_image] =>[orig_patent_app_number] => 11760288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4708113 [patent_doc_number] => 20080296639 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-04 [patent_title] => 'Semiconductor image sensor array device, apparatus comprising such a device and method for operating such a device' [patent_app_type] => utility [patent_app_number] => 11/806605 [patent_app_country] => US [patent_app_date] => 2007-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2739 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0296/20080296639.pdf [firstpage_image] =>[orig_patent_app_number] => 11806605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5002635 [patent_doc_number] => 20070200201 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-30 [patent_title] => 'STRUCTURE AND METHOD FOR PERFORMANCE IMPROVEMENT IN VERTICAL BIPOLAR TRANSISTORS' [patent_app_type] => utility [patent_app_number] => 11/741436 [patent_app_country] => US [patent_app_date] => 2007-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3827 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0200/20070200201.pdf [firstpage_image] =>[orig_patent_app_number] => 11741436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7730881 [patent_doc_number] => 08102025 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-24 [patent_title] => 'Semiconductor device having IGBT and diode' [patent_app_type] => utility [patent_app_number] => 11/709272 [patent_app_country] => US [patent_app_date] => 2007-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 25 [patent_no_of_words] => 7684 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 337 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/102/08102025.pdf [firstpage_image] =>[orig_patent_app_number] => 11709272 [rel_patent_id] =>[rel_patent_doc_number] =>)