William J Levicky

Array ( [id] => 1339010 [patent_doc_number] => 06601120 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-29 [patent_title] => 'System, method and computer program product for implementing scalable multi-reader/single-writer locks' [patent_app_type] => B1 [patent_app_number] => 09/615312 [patent_app_country] => US [patent_app_date] => 2000-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5593 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/601/06601120.pdf [firstpage_image] =>[orig_patent_app_number] => 09615312 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1425125 [patent_doc_number] => 06535948 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-18 [patent_title] => 'Serial interface unit' [patent_app_type] => B1 [patent_app_number] => 09/583493 [patent_app_country] => US [patent_app_date] => 2000-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3510 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/535/06535948.pdf [firstpage_image] =>[orig_patent_app_number] => 09583493 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1366391 [patent_doc_number] => 06584539 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-24 [patent_title] => 'Method and system for message broadcast flow control on a bus bridge interconnect' [patent_app_type] => B1 [patent_app_number] => 09/531278 [patent_app_country] => US [patent_app_date] => 2000-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 10140 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/584/06584539.pdf [firstpage_image] =>[orig_patent_app_number] => 09531278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1409123 [patent_doc_number] => 06557064 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-29 [patent_title] => 'Set up time adjust' [patent_app_type] => B1 [patent_app_number] => 09/507071 [patent_app_country] => US [patent_app_date] => 2000-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 4959 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/557/06557064.pdf [firstpage_image] =>[orig_patent_app_number] => 09507071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1406406 [patent_doc_number] => 06560664 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-06 [patent_title] => 'Method and apparatus for translation lookaside buffers to access a common hardware page walker' [patent_app_type] => B1 [patent_app_number] => 09/507037 [patent_app_country] => US [patent_app_date] => 2000-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3002 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/560/06560664.pdf [firstpage_image] =>[orig_patent_app_number] => 09507037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1602209 [patent_doc_number] => 06493785 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-10 [patent_title] => 'Communication mode between SCSI devices' [patent_app_type] => B1 [patent_app_number] => 09/506709 [patent_app_country] => US [patent_app_date] => 2000-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4303 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/493/06493785.pdf [firstpage_image] =>[orig_patent_app_number] => 09506709 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1431131 [patent_doc_number] => 06523082 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-18 [patent_title] => 'Systems having shared memory and buses' [patent_app_type] => B1 [patent_app_number] => 09/506273 [patent_app_country] => US [patent_app_date] => 2000-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 21 [patent_no_of_words] => 6570 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/523/06523082.pdf [firstpage_image] =>[orig_patent_app_number] => 09506273 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1420906 [patent_doc_number] => 06542946 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-01 [patent_title] => 'Dual mode differential transceiver for a universal serial bus' [patent_app_type] => B1 [patent_app_number] => 09/493322 [patent_app_country] => US [patent_app_date] => 2000-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3942 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/542/06542946.pdf [firstpage_image] =>[orig_patent_app_number] => 09493322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1411347 [patent_doc_number] => 06553447 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-22 [patent_title] => 'Data processing system with fully interconnected system architecture (FISA)' [patent_app_type] => B1 [patent_app_number] => 09/437194 [patent_app_country] => US [patent_app_date] => 1999-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4065 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/553/06553447.pdf [firstpage_image] =>[orig_patent_app_number] => 09437194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1406392 [patent_doc_number] => 06560663 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-06 [patent_title] => 'Method and system for controlling internal busses to prevent bus contention during internal scan testing' [patent_app_type] => B1 [patent_app_number] => 09/389873 [patent_app_country] => US [patent_app_date] => 1999-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6651 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/560/06560663.pdf [firstpage_image] =>[orig_patent_app_number] => 09389873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1431086 [patent_doc_number] => 06523075 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-18 [patent_title] => 'Method and system for controlling internal busses to prevent busses contention during internal scan testing by using a centralized control resource' [patent_app_type] => B1 [patent_app_number] => 09/389871 [patent_app_country] => US [patent_app_date] => 1999-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 6737 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/523/06523075.pdf [firstpage_image] =>[orig_patent_app_number] => 09389871 [rel_patent_id] =>[rel_patent_doc_number] =>)