William Larkins

Array ( [id] => 2880910 [patent_doc_number] => 05159207 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-10-27 [patent_title] => 'Circuit for dynamic isolation of integrated circuits' [patent_app_type] => 1 [patent_app_number] => 7/618281 [patent_app_country] => US [patent_app_date] => 1990-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 4074 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 388 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/159/05159207.pdf [firstpage_image] =>[orig_patent_app_number] => 618281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2798145 [patent_doc_number] => 05103275 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-04-07 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 7/617613 [patent_app_country] => US [patent_app_date] => 1990-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 17 [patent_no_of_words] => 3407 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/103/05103275.pdf [firstpage_image] =>[orig_patent_app_number] => 617613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2867442 [patent_doc_number] => 05150191 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-09-22 [patent_title] => 'P-type II-VI compound semiconductor doped' [patent_app_type] => 1 [patent_app_number] => 7/616563 [patent_app_country] => US [patent_app_date] => 1990-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 8614 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/150/05150191.pdf [firstpage_image] =>[orig_patent_app_number] => 616563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2916704 [patent_doc_number] => 05237215 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-17 [patent_title] => 'ECL master slice gates with different power levels' [patent_app_type] => 1 [patent_app_number] => 7/616897 [patent_app_country] => US [patent_app_date] => 1990-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2855 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/237/05237215.pdf [firstpage_image] =>[orig_patent_app_number] => 616897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2901504 [patent_doc_number] => 05245211 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-14 [patent_title] => 'Device for the protection against breakdown of an N+ type diffused region inserted in vertical-type semiconductor integrated power structure' [patent_app_type] => 1 [patent_app_number] => 7/605448 [patent_app_country] => US [patent_app_date] => 1990-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1436 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/245/05245211.pdf [firstpage_image] =>[orig_patent_app_number] => 605448 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2792809 [patent_doc_number] => 05101109 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-03-31 [patent_title] => 'Persistent photoconductivity quenching effect crystals and electrical apparatus using same' [patent_app_type] => 1 [patent_app_number] => 7/597021 [patent_app_country] => US [patent_app_date] => 1990-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2212 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/101/05101109.pdf [firstpage_image] =>[orig_patent_app_number] => 597021 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2798108 [patent_doc_number] => 05103273 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-04-07 [patent_title] => 'Nonvolatile memory array having cells with two tunnelling windows' [patent_app_type] => 1 [patent_app_number] => 7/589347 [patent_app_country] => US [patent_app_date] => 1990-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 19 [patent_no_of_words] => 7205 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/103/05103273.pdf [firstpage_image] =>[orig_patent_app_number] => 589347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2825338 [patent_doc_number] => 05081516 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-01-14 [patent_title] => 'Self-aligned, planarized contacts for semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 7/590544 [patent_app_country] => US [patent_app_date] => 1990-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 25 [patent_no_of_words] => 7453 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/081/05081516.pdf [firstpage_image] =>[orig_patent_app_number] => 590544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3006370 [patent_doc_number] => 05371381 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-06 [patent_title] => 'Process for producing single crystal semiconductor layer and semiconductor device produced by said process' [patent_app_type] => 1 [patent_app_number] => 7/587500 [patent_app_country] => US [patent_app_date] => 1990-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 32 [patent_no_of_words] => 9599 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/371/05371381.pdf [firstpage_image] =>[orig_patent_app_number] => 587500 [rel_patent_id] =>[rel_patent_doc_number] =>)