| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 6632368
[patent_doc_number] => 20100035409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-11
[patent_title] => 'CRYSTALLINE SILICON SUBSTRATES WITH IMPROVED MINORITY CARRIER LIFETIME'
[patent_app_type] => utility
[patent_app_number] => 12/186243
[patent_app_country] => US
[patent_app_date] => 2008-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2076
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0035/20100035409.pdf
[firstpage_image] =>[orig_patent_app_number] => 12186243
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/186243 | Crystalline silicon substrates with improved minority carrier lifetime including a method of annealing and removing SiOx precipitates and getterning sites | Aug 4, 2008 | Issued |
Array
(
[id] => 4778926
[patent_doc_number] => 20080286924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-20
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/180904
[patent_app_country] => US
[patent_app_date] => 2008-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6782
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0286/20080286924.pdf
[firstpage_image] =>[orig_patent_app_number] => 12180904
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/180904 | SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | Jul 27, 2008 | Abandoned |
Array
(
[id] => 5271641
[patent_doc_number] => 20090075417
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-19
[patent_title] => 'SOLID-STATE IMAGING DEVICE AND METHOD FOR PRODUCING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/179433
[patent_app_country] => US
[patent_app_date] => 2008-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4923
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0075/20090075417.pdf
[firstpage_image] =>[orig_patent_app_number] => 12179433
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/179433 | Method of producing a solid state imaging device including using a metal oxide etching stopper | Jul 23, 2008 | Issued |
Array
(
[id] => 252599
[patent_doc_number] => 07579232
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-08-25
[patent_title] => 'Method of making a nonvolatile memory device including forming a pillar shaped semiconductor device and a shadow mask'
[patent_app_type] => utility
[patent_app_number] => 12/216924
[patent_app_country] => US
[patent_app_date] => 2008-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 5354
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/579/07579232.pdf
[firstpage_image] =>[orig_patent_app_number] => 12216924
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/216924 | Method of making a nonvolatile memory device including forming a pillar shaped semiconductor device and a shadow mask | Jul 10, 2008 | Issued |
Array
(
[id] => 4778942
[patent_doc_number] => 20080286940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-20
[patent_title] => 'PROCESS FOR PRODUCTION OF SOI SUBSTRATE AND PROCESS FOR PRODUCTION OF SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/170663
[patent_app_country] => US
[patent_app_date] => 2008-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4546
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0286/20080286940.pdf
[firstpage_image] =>[orig_patent_app_number] => 12170663
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/170663 | Process for production of SOI substrate and process for production of semiconductor device including the selective forming of porous layer | Jul 9, 2008 | Issued |
Array
(
[id] => 7492248
[patent_doc_number] => 08030674
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-04
[patent_title] => 'Light-emitting diode package with roughened surface portions of the lead-frame'
[patent_app_type] => utility
[patent_app_number] => 12/164114
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 4217
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/030/08030674.pdf
[firstpage_image] =>[orig_patent_app_number] => 12164114
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/164114 | Light-emitting diode package with roughened surface portions of the lead-frame | Jun 29, 2008 | Issued |
Array
(
[id] => 5499277
[patent_doc_number] => 20090159965
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-25
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/164504
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 6625
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0159/20090159965.pdf
[firstpage_image] =>[orig_patent_app_number] => 12164504
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/164504 | Semiconductor device and method for fabricating the same including a gate insulation layer and conductive layer surrounding a pillar pattern | Jun 29, 2008 | Issued |
Array
(
[id] => 4514070
[patent_doc_number] => 07910428
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-22
[patent_title] => 'Capacitor with pillar type storage node and method for fabricating the same including conductive capping layer'
[patent_app_type] => utility
[patent_app_number] => 12/164073
[patent_app_country] => US
[patent_app_date] => 2008-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 4242
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 17
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/910/07910428.pdf
[firstpage_image] =>[orig_patent_app_number] => 12164073
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/164073 | Capacitor with pillar type storage node and method for fabricating the same including conductive capping layer | Jun 28, 2008 | Issued |
Array
(
[id] => 5461559
[patent_doc_number] => 20090321759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'SURFACE-TEXTURED ENCAPSULATIONS FOR USE WITH LIGHT EMITTING DIODES'
[patent_app_type] => utility
[patent_app_number] => 12/163594
[patent_app_country] => US
[patent_app_date] => 2008-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3085
[patent_no_of_claims] => 64
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0321/20090321759.pdf
[firstpage_image] =>[orig_patent_app_number] => 12163594
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/163594 | Surface-textured encapsulations for use with light emitting diodes | Jun 26, 2008 | Issued |
Array
(
[id] => 7527807
[patent_doc_number] => 08044401
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-25
[patent_title] => 'Thin film transistor, method of fabricating the same, organic light emitting diode display device including the same and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 12/163074
[patent_app_country] => US
[patent_app_date] => 2008-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4117
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/044/08044401.pdf
[firstpage_image] =>[orig_patent_app_number] => 12163074
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/163074 | Thin film transistor, method of fabricating the same, organic light emitting diode display device including the same and method of fabricating the same | Jun 26, 2008 | Issued |
Array
(
[id] => 5358093
[patent_doc_number] => 20090032887
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-05
[patent_title] => 'TRANSISTOR HAVING GATE ELECTRODE WITH CONTROLLED WORK FUNCTION AND MEMORY DEVICE HAVING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/163403
[patent_app_country] => US
[patent_app_date] => 2008-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5263
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20090032887.pdf
[firstpage_image] =>[orig_patent_app_number] => 12163403
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/163403 | TRANSISTOR HAVING GATE ELECTRODE WITH CONTROLLED WORK FUNCTION AND MEMORY DEVICE HAVING THE SAME | Jun 26, 2008 | Abandoned |
Array
(
[id] => 5428664
[patent_doc_number] => 20090087974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-02
[patent_title] => 'METHOD OF FORMING HIGH-K GATE ELECTRODE STRUCTURES AFTER TRANSISTOR FABRICATION'
[patent_app_type] => utility
[patent_app_number] => 12/163023
[patent_app_country] => US
[patent_app_date] => 2008-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8503
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0087/20090087974.pdf
[firstpage_image] =>[orig_patent_app_number] => 12163023
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/163023 | METHOD OF FORMING HIGH-K GATE ELECTRODE STRUCTURES AFTER TRANSISTOR FABRICATION | Jun 26, 2008 | Abandoned |
Array
(
[id] => 5394054
[patent_doc_number] => 20090314116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'ROTATIONAL JOINT ASSEMBLY AND METHOD FOR CONSTRUCTING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/141566
[patent_app_country] => US
[patent_app_date] => 2008-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6705
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0314/20090314116.pdf
[firstpage_image] =>[orig_patent_app_number] => 12141566
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/141566 | Rotational joint assembly and method for constructing the same | Jun 17, 2008 | Issued |
Array
(
[id] => 5374261
[patent_doc_number] => 20090311822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-17
[patent_title] => 'PIXEL SENSOR CELL, METHODS AND DESIGN STRUCTURE INCLUDING OPTICALLY TRANSPARENT GATE'
[patent_app_type] => utility
[patent_app_number] => 12/139523
[patent_app_country] => US
[patent_app_date] => 2008-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5734
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0311/20090311822.pdf
[firstpage_image] =>[orig_patent_app_number] => 12139523
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/139523 | PIXEL SENSOR CELL, METHODS AND DESIGN STRUCTURE INCLUDING OPTICALLY TRANSPARENT GATE | Jun 15, 2008 | Abandoned |
Array
(
[id] => 4532044
[patent_doc_number] => 07923750
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-12
[patent_title] => 'Pixel sensor cell, methods and design structure including optically transparent gate'
[patent_app_type] => utility
[patent_app_number] => 12/139524
[patent_app_country] => US
[patent_app_date] => 2008-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 5762
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/923/07923750.pdf
[firstpage_image] =>[orig_patent_app_number] => 12139524
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/139524 | Pixel sensor cell, methods and design structure including optically transparent gate | Jun 15, 2008 | Issued |
Array
(
[id] => 6126756
[patent_doc_number] => 20110086441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-14
[patent_title] => 'LASER ANNEALING METHOD AND LASER ANNEALING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/997543
[patent_app_country] => US
[patent_app_date] => 2008-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7911
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0086/20110086441.pdf
[firstpage_image] =>[orig_patent_app_number] => 12997543
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/997543 | Laser annealing method and laser annealing apparatus | Jun 11, 2008 | Issued |
Array
(
[id] => 4949453
[patent_doc_number] => 20080305579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-11
[patent_title] => 'Method for fabricating semiconductor device installed with passive components'
[patent_app_type] => utility
[patent_app_number] => 12/157123
[patent_app_country] => US
[patent_app_date] => 2008-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4067
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0305/20080305579.pdf
[firstpage_image] =>[orig_patent_app_number] => 12157123
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/157123 | Method for fabricating semiconductor device installed with passive components | Jun 4, 2008 | Abandoned |
Array
(
[id] => 5567406
[patent_doc_number] => 20090250784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-08
[patent_title] => 'Structure and method for elimination of process-related defects in poly/metal plate capacitors'
[patent_app_type] => utility
[patent_app_number] => 12/156503
[patent_app_country] => US
[patent_app_date] => 2008-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4899
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20090250784.pdf
[firstpage_image] =>[orig_patent_app_number] => 12156503
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/156503 | Structure and method for elimination of process-related defects in poly/metal plate capacitors | Jun 1, 2008 | Abandoned |
Array
(
[id] => 4792231
[patent_doc_number] => 20080293205
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-27
[patent_title] => 'METHOD OF FORMING METAL SILICIDE LAYER, AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/125224
[patent_app_country] => US
[patent_app_date] => 2008-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3970
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0293/20080293205.pdf
[firstpage_image] =>[orig_patent_app_number] => 12125224
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/125224 | METHOD OF FORMING METAL SILICIDE LAYER, AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE USING THE SAME | May 21, 2008 | Abandoned |
Array
(
[id] => 22290
[patent_doc_number] => 07799697
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-21
[patent_title] => 'Patterning method in semiconductor manufacturing process including an array of rectangular blocks and filling features'
[patent_app_type] => utility
[patent_app_number] => 12/153024
[patent_app_country] => US
[patent_app_date] => 2008-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 32
[patent_no_of_words] => 2685
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/799/07799697.pdf
[firstpage_image] =>[orig_patent_app_number] => 12153024
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/153024 | Patterning method in semiconductor manufacturing process including an array of rectangular blocks and filling features | May 12, 2008 | Issued |