| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 6522908
[patent_doc_number] => 20020109216
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-15
[patent_title] => 'Integrated electronic device and integration method'
[patent_app_type] => new
[patent_app_number] => 10/034944
[patent_app_country] => US
[patent_app_date] => 2001-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3258
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0109/20020109216.pdf
[firstpage_image] =>[orig_patent_app_number] => 10034944
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/034944 | Integrated electronic device and integration method | Dec 26, 2001 | Abandoned |
Array
(
[id] => 6434262
[patent_doc_number] => 20020127761
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-12
[patent_title] => 'Process for manufacturing components in a semiconductor material wafer with reduction in the starting wafer thickness'
[patent_app_type] => new
[patent_app_number] => 10/037484
[patent_app_country] => US
[patent_app_date] => 2001-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3283
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20020127761.pdf
[firstpage_image] =>[orig_patent_app_number] => 10037484
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/037484 | Process for manufacturing micromechanical components in a semiconductor material wafer with reduction in the starting wafer thickness | Dec 18, 2001 | Issued |
Array
(
[id] => 6153782
[patent_doc_number] => 20020145148
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-10
[patent_title] => 'Semiconductor light emitting device and fabrication method thereof'
[patent_app_type] => new
[patent_app_number] => 10/024883
[patent_app_country] => US
[patent_app_date] => 2001-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 16219
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20020145148.pdf
[firstpage_image] =>[orig_patent_app_number] => 10024883
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/024883 | Semiconductor light emitting device and fabrication method thereof | Dec 16, 2001 | Issued |
Array
(
[id] => 1239644
[patent_doc_number] => 06686256
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-02-03
[patent_title] => 'Method of manufacturing chip type electronic parts including forming a photo-sensitive film on the chips and irradiating the end surfaces with light'
[patent_app_type] => B2
[patent_app_number] => 09/998450
[patent_app_country] => US
[patent_app_date] => 2001-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4782
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/686/06686256.pdf
[firstpage_image] =>[orig_patent_app_number] => 09998450
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/998450 | Method of manufacturing chip type electronic parts including forming a photo-sensitive film on the chips and irradiating the end surfaces with light | Nov 29, 2001 | Issued |
Array
(
[id] => 6012404
[patent_doc_number] => 20020100984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-01
[patent_title] => 'Semiconductor device and its fabrication method'
[patent_app_type] => new
[patent_app_number] => 09/987914
[patent_app_country] => US
[patent_app_date] => 2001-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 13867
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 37
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0100/20020100984.pdf
[firstpage_image] =>[orig_patent_app_number] => 09987914
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/987914 | Method of forming semiconductor device including silicon oxide with fluorine, embedded wiring layer, via holes, and wiring grooves | Nov 15, 2001 | Issued |
Array
(
[id] => 6870183
[patent_doc_number] => 20030082872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-01
[patent_title] => 'Fabricating a substantially self-aligned MOSFET'
[patent_app_type] => new
[patent_app_number] => 10/028523
[patent_app_country] => US
[patent_app_date] => 2001-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 1603
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20030082872.pdf
[firstpage_image] =>[orig_patent_app_number] => 10028523
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/028523 | Fabricating a substantially self-aligned MOSFET | Oct 24, 2001 | Issued |
Array
(
[id] => 1196807
[patent_doc_number] => 06727188
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-04-27
[patent_title] => 'Etchant and method for fabricating a substrate for an electronic device using the same wherein the substrate includes a copper or copper alloy film'
[patent_app_type] => B2
[patent_app_number] => 09/983733
[patent_app_country] => US
[patent_app_date] => 2001-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 3708
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/727/06727188.pdf
[firstpage_image] =>[orig_patent_app_number] => 09983733
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/983733 | Etchant and method for fabricating a substrate for an electronic device using the same wherein the substrate includes a copper or copper alloy film | Oct 24, 2001 | Issued |
Array
(
[id] => 1132608
[patent_doc_number] => 06787913
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-07
[patent_title] => 'Ohmic contact plug having an improved crack free TiN barrier metal in a contact hole and method of forming the same'
[patent_app_type] => B2
[patent_app_number] => 09/974808
[patent_app_country] => US
[patent_app_date] => 2001-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 18390
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/787/06787913.pdf
[firstpage_image] =>[orig_patent_app_number] => 09974808
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/974808 | Ohmic contact plug having an improved crack free TiN barrier metal in a contact hole and method of forming the same | Oct 11, 2001 | Issued |
Array
(
[id] => 769114
[patent_doc_number] => 07005360
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-28
[patent_title] => 'Method for fabricating a microelectronic circuit including applying metal over and thickening the integrated coil to increase conductivity'
[patent_app_type] => utility
[patent_app_number] => 10/381406
[patent_app_country] => US
[patent_app_date] => 2001-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 23
[patent_no_of_words] => 4361
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/005/07005360.pdf
[firstpage_image] =>[orig_patent_app_number] => 10381406
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/381406 | Method for fabricating a microelectronic circuit including applying metal over and thickening the integrated coil to increase conductivity | Oct 3, 2001 | Issued |
Array
(
[id] => 1264227
[patent_doc_number] => 06660535
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-09
[patent_title] => 'Method of forming haze- free BST films'
[patent_app_type] => B2
[patent_app_number] => 09/971945
[patent_app_country] => US
[patent_app_date] => 2001-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3339
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/660/06660535.pdf
[firstpage_image] =>[orig_patent_app_number] => 09971945
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/971945 | Method of forming haze- free BST films | Oct 3, 2001 | Issued |
Array
(
[id] => 5814876
[patent_doc_number] => 20020039815
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-04
[patent_title] => 'Method for manufacturing a bipolar junction transistor'
[patent_app_type] => new
[patent_app_number] => 09/952414
[patent_app_country] => US
[patent_app_date] => 2001-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2455
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0039/20020039815.pdf
[firstpage_image] =>[orig_patent_app_number] => 09952414
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/952414 | Method of manufacturing a bipolar junction transistor including undercutting regions adjacent to the emitter region to enlarge the emitter region | Sep 13, 2001 | Issued |
Array
(
[id] => 6300523
[patent_doc_number] => 20020093066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-18
[patent_title] => 'Method for forming a gate of a high integration semiconductor device'
[patent_app_type] => new
[patent_app_number] => 09/940774
[patent_app_country] => US
[patent_app_date] => 2001-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1629
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0093/20020093066.pdf
[firstpage_image] =>[orig_patent_app_number] => 09940774
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/940774 | Method for forming a gate of a high integration semiconductor device including forming an etching prevention or etch stop layer and anti-reflection layer | Aug 26, 2001 | Issued |
Array
(
[id] => 1119002
[patent_doc_number] => 06797362
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-28
[patent_title] => 'Physical vapor deposition target constructions'
[patent_app_type] => B2
[patent_app_number] => 09/928172
[patent_app_country] => US
[patent_app_date] => 2001-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 3539
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/797/06797362.pdf
[firstpage_image] =>[orig_patent_app_number] => 09928172
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/928172 | Physical vapor deposition target constructions | Aug 8, 2001 | Issued |
Array
(
[id] => 1324193
[patent_doc_number] => 06602761
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-08-05
[patent_title] => 'Process for production of SOI substrate and process for production of semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 09/907911
[patent_app_country] => US
[patent_app_date] => 2001-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 25
[patent_no_of_words] => 4566
[patent_no_of_claims] => 60
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/602/06602761.pdf
[firstpage_image] =>[orig_patent_app_number] => 09907911
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/907911 | Process for production of SOI substrate and process for production of semiconductor device | Jul 18, 2001 | Issued |
Array
(
[id] => 1326942
[patent_doc_number] => 06599783
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-07-29
[patent_title] => 'Method of fabricating a thin film including a protective layer as a mask'
[patent_app_type] => B2
[patent_app_number] => 09/865104
[patent_app_country] => US
[patent_app_date] => 2001-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 19
[patent_no_of_words] => 5255
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/599/06599783.pdf
[firstpage_image] =>[orig_patent_app_number] => 09865104
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/865104 | Method of fabricating a thin film including a protective layer as a mask | May 23, 2001 | Issued |
Array
(
[id] => 6221932
[patent_doc_number] => 20020003284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-01-10
[patent_title] => 'Amorphous aluminum nitride emitter'
[patent_app_type] => new
[patent_app_number] => 09/864853
[patent_app_country] => US
[patent_app_date] => 2001-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3140
[patent_no_of_claims] => 72
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20020003284.pdf
[firstpage_image] =>[orig_patent_app_number] => 09864853
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/864853 | Method of forming an amorphous aluminum nitride emitter including a rare earth or transition metal element | May 22, 2001 | Issued |
Array
(
[id] => 7445974
[patent_doc_number] => 20040009632
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-15
[patent_title] => 'Thin film processing method and thin film processing apparatus'
[patent_app_type] => new
[patent_app_number] => 10/275692
[patent_app_country] => US
[patent_app_date] => 2003-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 8608
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20040009632.pdf
[firstpage_image] =>[orig_patent_app_number] => 10275692
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/275692 | Thin film processing method and thin film processing apparatus including controlling the cooling rate to control the crystal sizes | May 9, 2001 | Issued |
Array
(
[id] => 1466981
[patent_doc_number] => 06458658
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-01
[patent_title] => 'Control of floating gate oxide growth by use of an oxygen barrier'
[patent_app_type] => B1
[patent_app_number] => 09/853052
[patent_app_country] => US
[patent_app_date] => 2001-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 19
[patent_no_of_words] => 5235
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/458/06458658.pdf
[firstpage_image] =>[orig_patent_app_number] => 09853052
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/853052 | Control of floating gate oxide growth by use of an oxygen barrier | May 9, 2001 | Issued |
Array
(
[id] => 7634849
[patent_doc_number] => 06656769
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-02
[patent_title] => 'Method and apparatus for distributing mold material in a mold for packaging microelectronic devices'
[patent_app_type] => B2
[patent_app_number] => 09/851604
[patent_app_country] => US
[patent_app_date] => 2001-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4742
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/656/06656769.pdf
[firstpage_image] =>[orig_patent_app_number] => 09851604
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/851604 | Method and apparatus for distributing mold material in a mold for packaging microelectronic devices | May 7, 2001 | Issued |
Array
(
[id] => 7028111
[patent_doc_number] => 20010014484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-16
[patent_title] => 'Amorphous dielectric capacitors on silicon'
[patent_app_type] => new
[patent_app_number] => 09/841947
[patent_app_country] => US
[patent_app_date] => 2001-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 3035
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20010014484.pdf
[firstpage_image] =>[orig_patent_app_number] => 09841947
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/841947 | Amorphous dielectric capacitors on silicon | Apr 24, 2001 | Abandoned |