William M Pierce
Examiner (ID: 10512, Phone: (571)272-4414 , Office: P/3711 )
Most Active Art Unit | 3711 |
Art Unit(s) | 3711, 3304 |
Total Applications | 2343 |
Issued Applications | 1366 |
Pending Applications | 134 |
Abandoned Applications | 843 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18266174
[patent_doc_number] => 20230087416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => MOS(METAL OXIDE SILICON) CONTROLLED THYRISTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/792070
[patent_app_country] => US
[patent_app_date] => 2021-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8539
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 412
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17792070
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/792070 | MOS(metal oxide silicon) controlled thyristor device | Jun 9, 2021 | Issued |
Array
(
[id] => 17373937
[patent_doc_number] => 20220028989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => FABRICATING SUB-MICRON CONTACTS TO BURIED WELL DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/303809
[patent_app_country] => US
[patent_app_date] => 2021-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9273
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -32
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17303809
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/303809 | Fabricating sub-micron contacts to buried well devices | Jun 7, 2021 | Issued |
Array
(
[id] => 18767074
[patent_doc_number] => 11817488
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Method and related apparatus for integrating electronic memory in an integrated chip
[patent_app_type] => utility
[patent_app_number] => 17/341676
[patent_app_country] => US
[patent_app_date] => 2021-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 34
[patent_no_of_words] => 15026
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17341676
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/341676 | Method and related apparatus for integrating electronic memory in an integrated chip | Jun 7, 2021 | Issued |
Array
(
[id] => 17263138
[patent_doc_number] => 20210376123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => SUBSTRATE PROCESSING METHOD FOR FORMING INNER SPACERS IN A NANO-SHEET DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/329178
[patent_app_country] => US
[patent_app_date] => 2021-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6909
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17329178
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/329178 | SUBSTRATE PROCESSING METHOD FOR FORMING INNER SPACERS IN A NANO-SHEET DEVICE | May 24, 2021 | Abandoned |
Array
(
[id] => 17232542
[patent_doc_number] => 20210359099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-18
[patent_title] => DEVICES AND METHODS FOR CREATING OHMIC CONTACTS USING BISMUTH
[patent_app_type] => utility
[patent_app_number] => 17/320183
[patent_app_country] => US
[patent_app_date] => 2021-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9315
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17320183
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/320183 | Devices and methods for creating ohmic contacts using bismuth | May 12, 2021 | Issued |
Array
(
[id] => 17085771
[patent_doc_number] => 20210280778
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => METHOD OF INTEGRATION OF A MAGNETORESISTIVE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/317061
[patent_app_country] => US
[patent_app_date] => 2021-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4020
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17317061
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/317061 | Method of integration of a magnetoresistive structure | May 10, 2021 | Issued |
Array
(
[id] => 17993589
[patent_doc_number] => 20220359626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => DISPLAY DEVICE AND MANUFACTURING METHOD OF DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/417443
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8101
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17417443
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/417443 | Display device and manufacturing method of display device | May 9, 2021 | Issued |
Array
(
[id] => 17174407
[patent_doc_number] => 20210328078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => Merged PiN Schottky (MPS) Diode With Plasma Spreading Layer And Manufacturing Method Thereof
[patent_app_type] => utility
[patent_app_number] => 17/235894
[patent_app_country] => US
[patent_app_date] => 2021-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3639
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17235894
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/235894 | Merged PiN Schottky (MPS) Diode With Plasma Spreading Layer And Manufacturing Method Thereof | Apr 19, 2021 | Abandoned |
Array
(
[id] => 17174406
[patent_doc_number] => 20210328077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => Merged PiN Schottky (MPS) Diode With Multiple Cell Designs And Manufacturing Method Thereof
[patent_app_type] => utility
[patent_app_number] => 17/235891
[patent_app_country] => US
[patent_app_date] => 2021-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3634
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17235891
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/235891 | Merged PiN Schottky (MPS) Diode With Multiple Cell Designs And Manufacturing Method Thereof | Apr 19, 2021 | Abandoned |
Array
(
[id] => 17971520
[patent_doc_number] => 11489071
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-01
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/234218
[patent_app_country] => US
[patent_app_date] => 2021-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 8944
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 408
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17234218
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/234218 | Semiconductor device | Apr 18, 2021 | Issued |
Array
(
[id] => 17174351
[patent_doc_number] => 20210328022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => OHMIC CONTACT FORMATION IN A SIC-BASED ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/225998
[patent_app_country] => US
[patent_app_date] => 2021-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7813
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17225998
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/225998 | OHMIC CONTACT FORMATION IN A SIC-BASED ELECTRONIC DEVICE | Apr 7, 2021 | Pending |
Array
(
[id] => 19063301
[patent_doc_number] => 11942556
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-26
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/225306
[patent_app_country] => US
[patent_app_date] => 2021-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 10742
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17225306
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/225306 | Semiconductor device and manufacturing method thereof | Apr 7, 2021 | Issued |
Array
(
[id] => 17347305
[patent_doc_number] => 20220013636
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-13
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/201109
[patent_app_country] => US
[patent_app_date] => 2021-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14052
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17201109
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/201109 | Semiconductor device including insulated gate bipolar transistor, diode, and current sense regions | Mar 14, 2021 | Issued |
Array
(
[id] => 18105501
[patent_doc_number] => 11545398
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/200989
[patent_app_country] => US
[patent_app_date] => 2021-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 29
[patent_no_of_words] => 13615
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 371
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17200989
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/200989 | Semiconductor device | Mar 14, 2021 | Issued |
Array
(
[id] => 17758257
[patent_doc_number] => 11398556
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-26
[patent_title] => Semiconductor device, inverter circuit, drive device, vehicle, and elevator
[patent_app_type] => utility
[patent_app_number] => 17/191778
[patent_app_country] => US
[patent_app_date] => 2021-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 52
[patent_figures_cnt] => 53
[patent_no_of_words] => 13500
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 409
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17191778
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/191778 | Semiconductor device, inverter circuit, drive device, vehicle, and elevator | Mar 3, 2021 | Issued |
Array
(
[id] => 17787947
[patent_doc_number] => 11411084
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-09
[patent_title] => Semiconductor device, inverter circuit, drive device, vehicle, and elevator
[patent_app_type] => utility
[patent_app_number] => 17/191900
[patent_app_country] => US
[patent_app_date] => 2021-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 55
[patent_figures_cnt] => 56
[patent_no_of_words] => 19040
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 305
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17191900
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/191900 | Semiconductor device, inverter circuit, drive device, vehicle, and elevator | Mar 3, 2021 | Issued |
Array
(
[id] => 17347309
[patent_doc_number] => 20220013640
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-13
[patent_title] => SEMICONDUCTOR DEVICE, INVERTER CIRCUIT, DRIVE DEVICE, VEHICLE, AND ELEVATOR
[patent_app_type] => utility
[patent_app_number] => 17/191989
[patent_app_country] => US
[patent_app_date] => 2021-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10754
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17191989
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/191989 | Semiconductor device, inverter circuit, drive device, vehicle, and elevator | Mar 3, 2021 | Issued |
Array
(
[id] => 17477671
[patent_doc_number] => 20220085175
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/190070
[patent_app_country] => US
[patent_app_date] => 2021-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6272
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17190070
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/190070 | Nitride semiconductor device with element isolation area | Mar 1, 2021 | Issued |
Array
(
[id] => 17085670
[patent_doc_number] => 20210280677
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => SiC WAFER AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/183549
[patent_app_country] => US
[patent_app_date] => 2021-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8560
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17183549
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/183549 | SiC WAFER AND MANUFACTURING METHOD THEREOF | Feb 23, 2021 | Pending |
Array
(
[id] => 19168565
[patent_doc_number] => 11984479
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-14
[patent_title] => Hybrid field-effect transistor
[patent_app_type] => utility
[patent_app_number] => 17/177556
[patent_app_country] => US
[patent_app_date] => 2021-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 40
[patent_no_of_words] => 15457
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17177556
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/177556 | Hybrid field-effect transistor | Feb 16, 2021 | Issued |