William P Neuder

Array ( [id] => 1495351 [patent_doc_number] => 06418519 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-09 [patent_title] => 'Multi-volume, write-behind data storage in a distributed processing system' [patent_app_type] => B1 [patent_app_number] => 09/724413 [patent_app_country] => US [patent_app_date] => 2000-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 17 [patent_no_of_words] => 6865 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 305 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/418/06418519.pdf [firstpage_image] =>[orig_patent_app_number] => 09724413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4400232 [patent_doc_number] => 06304944 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Mechanism for storing system level attributes in a translation lookaside buffer' [patent_app_type] => 1 [patent_app_number] => 9/723553 [patent_app_country] => US [patent_app_date] => 2000-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 5173 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/304/06304944.pdf [firstpage_image] =>[orig_patent_app_number] => 723553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7611337 [patent_doc_number] => 06904505 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-06-07 [patent_title] => 'Method for determining valid bytes for multiple-byte burst memories' [patent_app_type] => utility [patent_app_number] => 09/687526 [patent_app_country] => US [patent_app_date] => 2000-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2324 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/904/06904505.pdf [firstpage_image] =>[orig_patent_app_number] => 09687526 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1161612 [patent_doc_number] => 06775757 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-10 [patent_title] => 'Multi-component processor' [patent_app_type] => B1 [patent_app_number] => 09/678857 [patent_app_country] => US [patent_app_date] => 2000-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6607 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/775/06775757.pdf [firstpage_image] =>[orig_patent_app_number] => 09678857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1186677 [patent_doc_number] => 06738884 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-18 [patent_title] => 'Method and apparatus for processing data with semaphores' [patent_app_type] => B1 [patent_app_number] => 09/678898 [patent_app_country] => US [patent_app_date] => 2000-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6557 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/738/06738884.pdf [firstpage_image] =>[orig_patent_app_number] => 09678898 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1186342 [patent_doc_number] => 06742083 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-25 [patent_title] => 'Method and apparatus for multi-part processing of program code by a single processor' [patent_app_type] => B1 [patent_app_number] => 09/671932 [patent_app_country] => US [patent_app_date] => 2000-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6531 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/742/06742083.pdf [firstpage_image] =>[orig_patent_app_number] => 09671932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1572347 [patent_doc_number] => 06378039 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Storage subsystem which balances loads across a plurality of disk controllers' [patent_app_type] => B1 [patent_app_number] => 09/652160 [patent_app_country] => US [patent_app_date] => 2000-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 7497 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/378/06378039.pdf [firstpage_image] =>[orig_patent_app_number] => 09652160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1124887 [patent_doc_number] => 06799251 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-09-28 [patent_title] => 'Performance-based caching' [patent_app_type] => B1 [patent_app_number] => 09/649850 [patent_app_country] => US [patent_app_date] => 2000-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5921 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/799/06799251.pdf [firstpage_image] =>[orig_patent_app_number] => 09649850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1186662 [patent_doc_number] => 06738869 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-18 [patent_title] => 'Arrangements for out-of-order queue cache coherency and memory write starvation prevention' [patent_app_type] => B1 [patent_app_number] => 09/649513 [patent_app_country] => US [patent_app_date] => 2000-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8294 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/738/06738869.pdf [firstpage_image] =>[orig_patent_app_number] => 09649513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1143675 [patent_doc_number] => 06785795 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-31 [patent_title] => 'Data processing device for use in cooperation with a memory' [patent_app_type] => B1 [patent_app_number] => 09/649940 [patent_app_country] => US [patent_app_date] => 2000-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 8802 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/785/06785795.pdf [firstpage_image] =>[orig_patent_app_number] => 09649940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1169608 [patent_doc_number] => 06763432 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-07-13 [patent_title] => 'Cache memory system for selectively storing directory information for a higher level cache in portions of a lower level cache' [patent_app_type] => B1 [patent_app_number] => 09/649863 [patent_app_country] => US [patent_app_date] => 2000-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2967 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/763/06763432.pdf [firstpage_image] =>[orig_patent_app_number] => 09649863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7623847 [patent_doc_number] => 06725330 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-20 [patent_title] => 'Adaptable cache for disc drive' [patent_app_type] => B1 [patent_app_number] => 09/649106 [patent_app_country] => US [patent_app_date] => 2000-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6446 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/725/06725330.pdf [firstpage_image] =>[orig_patent_app_number] => 09649106 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7610027 [patent_doc_number] => 06842832 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-01-11 [patent_title] => 'Reclaim space reserve for a compressed memory system' [patent_app_type] => utility [patent_app_number] => 09/648681 [patent_app_country] => US [patent_app_date] => 2000-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4498 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/842/06842832.pdf [firstpage_image] =>[orig_patent_app_number] => 09648681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1206884 [patent_doc_number] => 06721858 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-13 [patent_title] => 'Parallel implementation of protocol engines based on memory partitioning' [patent_app_type] => B1 [patent_app_number] => 09/644988 [patent_app_country] => US [patent_app_date] => 2000-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1064 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/721/06721858.pdf [firstpage_image] =>[orig_patent_app_number] => 09644988 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1068334 [patent_doc_number] => 06848036 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-01-25 [patent_title] => 'Method and apparatus for faster block size calculations for interleaving' [patent_app_type] => utility [patent_app_number] => 09/648278 [patent_app_country] => US [patent_app_date] => 2000-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4517 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/848/06848036.pdf [firstpage_image] =>[orig_patent_app_number] => 09648278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1169550 [patent_doc_number] => 06763429 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-07-13 [patent_title] => 'Method and apparatus for recording and playing back information' [patent_app_type] => B1 [patent_app_number] => 09/644288 [patent_app_country] => US [patent_app_date] => 2000-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 10890 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/763/06763429.pdf [firstpage_image] =>[orig_patent_app_number] => 09644288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1149611 [patent_doc_number] => 06782459 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-24 [patent_title] => 'Method and apparatus for controlling a read valid window of a synchronous memory device' [patent_app_type] => B1 [patent_app_number] => 09/638562 [patent_app_country] => US [patent_app_date] => 2000-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7485 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 241 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/782/06782459.pdf [firstpage_image] =>[orig_patent_app_number] => 09638562 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7623850 [patent_doc_number] => 06725327 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-20 [patent_title] => 'Space-efficient expected access time algorithm for hard disk drive command queue ordering' [patent_app_type] => B1 [patent_app_number] => 09/638253 [patent_app_country] => US [patent_app_date] => 2000-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2772 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 10 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/725/06725327.pdf [firstpage_image] =>[orig_patent_app_number] => 09638253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1112174 [patent_doc_number] => 06810470 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-10-26 [patent_title] => 'Memory request interlock' [patent_app_type] => B1 [patent_app_number] => 09/638550 [patent_app_country] => US [patent_app_date] => 2000-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 3698 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/810/06810470.pdf [firstpage_image] =>[orig_patent_app_number] => 09638550 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1206910 [patent_doc_number] => 06721868 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-13 [patent_title] => 'Redirecting memory accesses for headless systems' [patent_app_type] => B1 [patent_app_number] => 09/634156 [patent_app_country] => US [patent_app_date] => 2000-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3738 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/721/06721868.pdf [firstpage_image] =>[orig_patent_app_number] => 09634156 [rel_patent_id] =>[rel_patent_doc_number] =>)