![](/images/general/no_picture/200_user.png)
William R Briggs
Examiner (ID: 4509)
Most Active Art Unit | 3202 |
Art Unit(s) | 3209, 3204, 3722, 3202, 3201, 3726 |
Total Applications | 2225 |
Issued Applications | 2049 |
Pending Applications | 44 |
Abandoned Applications | 132 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 15351439
[patent_doc_number] => 20200013611
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => Si PRECURSORS FOR DEPOSITION OF SiN AT LOW TEMPERATURES
[patent_app_type] => utility
[patent_app_number] => 16/574542
[patent_app_country] => US
[patent_app_date] => 2019-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11553
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16574542
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/574542 | Si precursors for deposition of SiN at low temperatures | Sep 17, 2019 | Issued |
Array
(
[id] => 15873635
[patent_doc_number] => 20200144221
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => BONDING APPARATUS AND BONDING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/573086
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5603
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16573086
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/573086 | BONDING APPARATUS AND BONDING METHOD | Sep 16, 2019 | Abandoned |
Array
(
[id] => 17196062
[patent_doc_number] => 11164829
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-02
[patent_title] => Method of forming contact holes in a fan out package
[patent_app_type] => utility
[patent_app_number] => 16/567804
[patent_app_country] => US
[patent_app_date] => 2019-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 4659
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16567804
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/567804 | Method of forming contact holes in a fan out package | Sep 10, 2019 | Issued |
Array
(
[id] => 17318291
[patent_doc_number] => 20210407341
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => FLEXIBLE DISPLAY APPARATUS AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/959039
[patent_app_country] => US
[patent_app_date] => 2019-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9402
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16959039
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/959039 | FLEXIBLE DISPLAY APPARATUS AND FABRICATION METHOD THEREOF | Aug 18, 2019 | Abandoned |
Array
(
[id] => 15218195
[patent_doc_number] => 20190371784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => METHOD AND SYSTEM OF MANUFACTURING CONDUCTORS AND SEMICONDUCTOR DEVICE WHICH INCLUDES CONDUCTORS
[patent_app_type] => utility
[patent_app_number] => 16/544373
[patent_app_country] => US
[patent_app_date] => 2019-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10016
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16544373
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/544373 | Method and system of manufacturing conductors and semiconductor device which includes conductors | Aug 18, 2019 | Issued |
Array
(
[id] => 16973542
[patent_doc_number] => 11069522
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-20
[patent_title] => Si precursors for deposition of SiN at low temperatures
[patent_app_type] => utility
[patent_app_number] => 16/540349
[patent_app_country] => US
[patent_app_date] => 2019-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 14191
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16540349
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/540349 | Si precursors for deposition of SiN at low temperatures | Aug 13, 2019 | Issued |
Array
(
[id] => 15533177
[patent_doc_number] => 20200058894
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => DISPLAY APPARATUS HAVING AN ENCAPSULATION SUBSTRATE OF HIGH THERMAL CONDUCTIVITY
[patent_app_type] => utility
[patent_app_number] => 16/537716
[patent_app_country] => US
[patent_app_date] => 2019-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6561
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16537716
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/537716 | Display apparatus having an encapsulation substrate of high thermal conductivity | Aug 11, 2019 | Issued |
Array
(
[id] => 15462117
[patent_doc_number] => 20200043883
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => Method for Calibrating an Ultrasonic Bonding Machine
[patent_app_type] => utility
[patent_app_number] => 16/527289
[patent_app_country] => US
[patent_app_date] => 2019-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10467
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16527289
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/527289 | Method for calibrating an ultrasonic bonding machine | Jul 30, 2019 | Issued |
Array
(
[id] => 16715990
[patent_doc_number] => 20210083137
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => Optoelectronic Sensor and Manufacturing Method Thereof, and Optoelectronic Device and Manufacturing Method Thereof
[patent_app_type] => utility
[patent_app_number] => 16/633372
[patent_app_country] => US
[patent_app_date] => 2019-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5812
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16633372
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/633372 | Optoelectronic Sensor and Manufacturing Method Thereof, and Optoelectronic Device and Manufacturing Method Thereof | Jul 22, 2019 | Abandoned |
Array
(
[id] => 15118261
[patent_doc_number] => 20190345763
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => WIRELESSLY INTERCONNECTED LIGHTING AND SMART WINDOW CONTROL SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/519054
[patent_app_country] => US
[patent_app_date] => 2019-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20028
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16519054
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/519054 | Wirelessly interconnected lighting and smart window control system | Jul 22, 2019 | Issued |
Array
(
[id] => 15118263
[patent_doc_number] => 20190345764
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => ENVIRONMENTAL, LIGHTING AND SMART WINDOW CONTROL SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/519074
[patent_app_country] => US
[patent_app_date] => 2019-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20024
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16519074
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/519074 | Environmental, lighting and smart window control system | Jul 22, 2019 | Issued |
Array
(
[id] => 15370147
[patent_doc_number] => 20200020838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => OPTICAL SEMICONDUCTOR ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/509493
[patent_app_country] => US
[patent_app_date] => 2019-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11556
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16509493
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/509493 | Optical semiconductor element | Jul 11, 2019 | Issued |
Array
(
[id] => 17018333
[patent_doc_number] => 11087978
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => Oxide semiconductor layer and preparation method thereof, device, substrate and means
[patent_app_type] => utility
[patent_app_number] => 16/509542
[patent_app_country] => US
[patent_app_date] => 2019-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6778
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16509542
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/509542 | Oxide semiconductor layer and preparation method thereof, device, substrate and means | Jul 11, 2019 | Issued |
Array
(
[id] => 15503603
[patent_doc_number] => 20200051990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => Device Structure for a 3-Dimensional NOR Memory Array and Methods for Improved Erase Operations Applied Thereto
[patent_app_type] => utility
[patent_app_number] => 16/509282
[patent_app_country] => US
[patent_app_date] => 2019-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5678
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -41
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16509282
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/509282 | Device structure for a 3-dimensional NOR memory array and methods for improved erase operations applied thereto | Jul 10, 2019 | Issued |
Array
(
[id] => 15874129
[patent_doc_number] => 20200144468
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => SYSTEMS INCLUDING AN LED AND A LIGHT GUIDE
[patent_app_type] => utility
[patent_app_number] => 16/509200
[patent_app_country] => US
[patent_app_date] => 2019-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3467
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16509200
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/509200 | SYSTEMS INCLUDING AN LED AND A LIGHT GUIDE | Jul 10, 2019 | Abandoned |
Array
(
[id] => 16578974
[patent_doc_number] => 20210013375
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-14
[patent_title] => SEMICONDUCTOR DEVICE PACKAGE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/509397
[patent_app_country] => US
[patent_app_date] => 2019-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3425
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16509397
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/509397 | SEMICONDUCTOR DEVICE PACKAGE AND METHOD OF MANUFACTURING THE SAME | Jul 10, 2019 | Abandoned |
Array
(
[id] => 16578957
[patent_doc_number] => 20210013358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-14
[patent_title] => DUAL WAVELENGTH LIGHT EMITTING DEVICE, DUAL WAVELENGTH LIGHT TRANSCEIVING DEVICE AND DISPLAY
[patent_app_type] => utility
[patent_app_number] => 16/509466
[patent_app_country] => US
[patent_app_date] => 2019-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3949
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16509466
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/509466 | Dual wavelength light emitting device, dual wavelength light transceiving device and display | Jul 10, 2019 | Issued |
Array
(
[id] => 15030785
[patent_doc_number] => 20190326397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => LATERAL BIPOLAR JUNCTION TRANSISTOR WITH ABRUPT JUNCTION AND COMPOUND BURIED OXIDE
[patent_app_type] => utility
[patent_app_number] => 16/502271
[patent_app_country] => US
[patent_app_date] => 2019-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8578
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16502271
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/502271 | LATERAL BIPOLAR JUNCTION TRANSISTOR WITH ABRUPT JUNCTION AND COMPOUND BURIED OXIDE | Jul 2, 2019 | Abandoned |
Array
(
[id] => 17085650
[patent_doc_number] => 20210280657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => ORGANIC LIGHT EMITTING DIODE DISPLAY PANEL AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/617294
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2373
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16617294
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/617294 | ORGANIC LIGHT EMITTING DIODE DISPLAY PANEL AND ELECTRONIC DEVICE | Jun 27, 2019 | Abandoned |
Array
(
[id] => 16386654
[patent_doc_number] => 10811499
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-20
[patent_title] => Wide bandgap semiconductor device including transistor cells and compensation structure
[patent_app_type] => utility
[patent_app_number] => 16/442022
[patent_app_country] => US
[patent_app_date] => 2019-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 6883
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16442022
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/442022 | Wide bandgap semiconductor device including transistor cells and compensation structure | Jun 13, 2019 | Issued |