Willie L Davis
Examiner (ID: 5098)
Most Active Art Unit | 2877 |
Art Unit(s) | 2877 |
Total Applications | 12 |
Issued Applications | 10 |
Pending Applications | 0 |
Abandoned Applications | 2 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 11021369
[patent_doc_number] => 20160218324
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-28
[patent_title] => 'ORGANIC LIGHT EMITTING DIODE DISPLAY'
[patent_app_type] => utility
[patent_app_number] => 14/970223
[patent_app_country] => US
[patent_app_date] => 2015-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8144
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14970223
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/970223 | Organic light emitting diode display | Dec 14, 2015 | Issued |
Array
(
[id] => 12335211
[patent_doc_number] => 09947738
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-17
[patent_title] => Display panel including multilayer wiring and member for reducing probability of power line mis-pressing during manufacturing process, and manufacturing method for the same
[patent_app_type] => utility
[patent_app_number] => 14/969439
[patent_app_country] => US
[patent_app_date] => 2015-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 26
[patent_no_of_words] => 15769
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14969439
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/969439 | Display panel including multilayer wiring and member for reducing probability of power line mis-pressing during manufacturing process, and manufacturing method for the same | Dec 14, 2015 | Issued |
Array
(
[id] => 11571878
[patent_doc_number] => 20170110522
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-20
[patent_title] => 'Organic Light Emitting Display Device'
[patent_app_type] => utility
[patent_app_number] => 14/970344
[patent_app_country] => US
[patent_app_date] => 2015-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 11269
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14970344
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/970344 | Organic light emitting display device | Dec 14, 2015 | Issued |
Array
(
[id] => 14985497
[patent_doc_number] => 10446670
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Integration of strained silicon germanium PFET device and silicon NFET device for FINFET structures
[patent_app_type] => utility
[patent_app_number] => 14/953574
[patent_app_country] => US
[patent_app_date] => 2015-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 18
[patent_no_of_words] => 3379
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14953574
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/953574 | Integration of strained silicon germanium PFET device and silicon NFET device for FINFET structures | Nov 29, 2015 | Issued |
Array
(
[id] => 11787669
[patent_doc_number] => 09397133
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-19
[patent_title] => 'Solid-state image sensor and electronic device'
[patent_app_type] => utility
[patent_app_number] => 14/946507
[patent_app_country] => US
[patent_app_date] => 2015-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7752
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14946507
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/946507 | Solid-state image sensor and electronic device | Nov 18, 2015 | Issued |
Array
(
[id] => 10780071
[patent_doc_number] => 20160126227
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-05
[patent_title] => 'Method for Attaching a Semiconductor Die to a Carrier'
[patent_app_type] => utility
[patent_app_number] => 14/926892
[patent_app_country] => US
[patent_app_date] => 2015-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3487
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14926892
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/926892 | Method for attaching a semiconductor die to a carrier | Oct 28, 2015 | Issued |
Array
(
[id] => 11818089
[patent_doc_number] => 09722052
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-01
[patent_title] => 'Fin cut without residual fin defects'
[patent_app_type] => utility
[patent_app_number] => 14/924162
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 6142
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14924162
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/924162 | Fin cut without residual fin defects | Oct 26, 2015 | Issued |
Array
(
[id] => 10795084
[patent_doc_number] => 20160141241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-19
[patent_title] => 'SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/923978
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10381
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923978
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923978 | Semiconductor device with inhibited electromigration and manufacturing method thereof | Oct 26, 2015 | Issued |
Array
(
[id] => 12355527
[patent_doc_number] => 09954022
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-24
[patent_title] => Extra doped region for back-side deep trench isolation
[patent_app_type] => utility
[patent_app_number] => 14/923635
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 5359
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923635
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923635 | Extra doped region for back-side deep trench isolation | Oct 26, 2015 | Issued |
Array
(
[id] => 13647645
[patent_doc_number] => 09850124
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-26
[patent_title] => Semiconductor device package for reducing parasitic light and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 14/923602
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 4536
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923602
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923602 | Semiconductor device package for reducing parasitic light and method of manufacturing the same | Oct 26, 2015 | Issued |
Array
(
[id] => 12047385
[patent_doc_number] => 09824994
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-21
[patent_title] => 'Semiconductor device in which an electrode of a semiconductor element is joined to a joined member and methods of manufacturing the semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/924194
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5081
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14924194
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/924194 | Semiconductor device in which an electrode of a semiconductor element is joined to a joined member and methods of manufacturing the semiconductor device | Oct 26, 2015 | Issued |
Array
(
[id] => 11036302
[patent_doc_number] => 20160233258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-11
[patent_title] => 'COLOR IMAGE SENSOR AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/923799
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2580
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923799
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923799 | Color image sensor and method of manufacturing the same | Oct 26, 2015 | Issued |
Array
(
[id] => 13071105
[patent_doc_number] => 10056338
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-21
[patent_title] => Methods of forming semiconductor packages including molding semiconductor chips of the semiconductor packages
[patent_app_type] => utility
[patent_app_number] => 14/923449
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 4708
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923449
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923449 | Methods of forming semiconductor packages including molding semiconductor chips of the semiconductor packages | Oct 26, 2015 | Issued |
Array
(
[id] => 11593055
[patent_doc_number] => 20170117467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'METAL LANDING ON TOP ELECTRODE OF RRAM'
[patent_app_type] => utility
[patent_app_number] => 14/923589
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7457
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923589
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923589 | Metal landing on top electrode of RRAM | Oct 26, 2015 | Issued |
Array
(
[id] => 10787431
[patent_doc_number] => 20160133587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'SUBSTRATES AND INTEGRATED CIRCUIT CHIP WITH IMPROVED PATTERN'
[patent_app_type] => utility
[patent_app_number] => 14/923722
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8410
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923722
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923722 | SUBSTRATES AND INTEGRATED CIRCUIT CHIP WITH IMPROVED PATTERN | Oct 26, 2015 | Abandoned |
Array
(
[id] => 10795089
[patent_doc_number] => 20160141246
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-19
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/924217
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11122
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 18
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14924217
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/924217 | SEMICONDUCTOR DEVICE | Oct 26, 2015 | Abandoned |
Array
(
[id] => 11475671
[patent_doc_number] => 20170062455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 14/923916
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6482
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923916
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923916 | Semiconductor device and method for manufacturing same | Oct 26, 2015 | Issued |
Array
(
[id] => 11883851
[patent_doc_number] => 09755034
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-05
[patent_title] => 'Semiconductor device having nanowire'
[patent_app_type] => utility
[patent_app_number] => 14/923982
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 36
[patent_no_of_words] => 10883
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923982
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923982 | Semiconductor device having nanowire | Oct 26, 2015 | Issued |
Array
(
[id] => 11118248
[patent_doc_number] => 20160315222
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-27
[patent_title] => 'PATTERNED SUBSTRATE FOR GALLIUM NITRIDE-BASED LIGHT EMITTING DIODE AND THE LIGHT EMITTING DIODE USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/923935
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3571
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14923935
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/923935 | Patterned substrate for gallium nitride-based light emitting diode and the light emitting diode using the same | Oct 26, 2015 | Issued |
Array
(
[id] => 10795111
[patent_doc_number] => 20160141268
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-19
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR APPARATUS AND SEMICONDUCTOR APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/922826
[patent_app_country] => US
[patent_app_date] => 2015-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 10023
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14922826
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/922826 | METHOD FOR MANUFACTURING SEMICONDUCTOR APPARATUS AND SEMICONDUCTOR APPARATUS | Oct 25, 2015 | Abandoned |