Willis Little
Examiner (ID: 13674)
Most Active Art Unit | 3203 |
Art Unit(s) | 2899, 3643, 2107, 2403, 2406, 3203, 3616, 2401, 2103 |
Total Applications | 2327 |
Issued Applications | 2182 |
Pending Applications | 48 |
Abandoned Applications | 97 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18054147
[patent_doc_number] => 11527542
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-13
[patent_title] => System-on-chip with ferroelectric random access memory and tunable capacitor
[patent_app_type] => utility
[patent_app_number] => 16/904717
[patent_app_country] => US
[patent_app_date] => 2020-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 24
[patent_no_of_words] => 7797
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16904717
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/904717 | System-on-chip with ferroelectric random access memory and tunable capacitor | Jun 17, 2020 | Issued |
Array
(
[id] => 17011079
[patent_doc_number] => 20210242240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/904557
[patent_app_country] => US
[patent_app_date] => 2020-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6918
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16904557
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/904557 | Semiconductor structure with a logic device and a memory device being formed in different levels, and method of forming the same | Jun 17, 2020 | Issued |
Array
(
[id] => 17758269
[patent_doc_number] => 11398568
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-26
[patent_title] => Ferroelectric based transistors
[patent_app_type] => utility
[patent_app_number] => 16/904257
[patent_app_country] => US
[patent_app_date] => 2020-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 21
[patent_no_of_words] => 7952
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16904257
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/904257 | Ferroelectric based transistors | Jun 16, 2020 | Issued |
Array
(
[id] => 16715810
[patent_doc_number] => 20210082957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/902533
[patent_app_country] => US
[patent_app_date] => 2020-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16777
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16902533
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/902533 | Ferroelectric memory device | Jun 15, 2020 | Issued |
Array
(
[id] => 17366036
[patent_doc_number] => 11233067
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Vertical memory device
[patent_app_type] => utility
[patent_app_number] => 16/898720
[patent_app_country] => US
[patent_app_date] => 2020-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 7674
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16898720
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/898720 | Vertical memory device | Jun 10, 2020 | Issued |
Array
(
[id] => 16715809
[patent_doc_number] => 20210082956
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/894986
[patent_app_country] => US
[patent_app_date] => 2020-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6547
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16894986
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/894986 | Ferroelectric memory device | Jun 7, 2020 | Issued |
Array
(
[id] => 16889055
[patent_doc_number] => 20210175252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => NONVOLATILE MEMORY DEVICE HAVING A FERROELECTRIC LAYER
[patent_app_type] => utility
[patent_app_number] => 16/891469
[patent_app_country] => US
[patent_app_date] => 2020-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12180
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16891469
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/891469 | Nonvolatile memory device having a ferroelectric layer | Jun 2, 2020 | Issued |
Array
(
[id] => 17893334
[patent_doc_number] => 11456318
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-27
[patent_title] => Nonvolatile memory device having a ferroelectric layer
[patent_app_type] => utility
[patent_app_number] => 16/891544
[patent_app_country] => US
[patent_app_date] => 2020-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 14175
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16891544
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/891544 | Nonvolatile memory device having a ferroelectric layer | Jun 2, 2020 | Issued |
Array
(
[id] => 16332349
[patent_doc_number] => 20200303315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => SEMICONDUCTOR PACKAGE USING CAVITY SUBSTRATE AND MANUFACTURING METHODS
[patent_app_type] => utility
[patent_app_number] => 16/889971
[patent_app_country] => US
[patent_app_date] => 2020-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7868
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16889971
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/889971 | Semiconductor package using cavity substrate and manufacturing methods | Jun 1, 2020 | Issued |
Array
(
[id] => 19358364
[patent_doc_number] => 12058847
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-06
[patent_title] => Monolithic memory stack
[patent_app_type] => utility
[patent_app_number] => 16/888910
[patent_app_country] => US
[patent_app_date] => 2020-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7579
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16888910
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/888910 | Monolithic memory stack | May 31, 2020 | Issued |
Array
(
[id] => 16316180
[patent_doc_number] => 20200294918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => BONDED ASSEMBLY INCLUDING A SEMICONDUCTOR-ON-INSULATOR DIE AND METHODS FOR MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/884326
[patent_app_country] => US
[patent_app_date] => 2020-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18931
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16884326
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/884326 | Bonded assembly including a semiconductor-on-insulator die and methods for making the same | May 26, 2020 | Issued |
Array
(
[id] => 16301180
[patent_doc_number] => 20200286903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => THREE-DIMENSIONAL FLAT NAND MEMORY DEVICE HAVING CURVED MEMORY ELEMENTS AND METHODS OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/879903
[patent_app_country] => US
[patent_app_date] => 2020-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16879903
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/879903 | Three-dimensional flat NAND memory device having curved memory elements and methods of making the same | May 20, 2020 | Issued |
Array
(
[id] => 16301192
[patent_doc_number] => 20200286915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => THREE-DIMENSIONAL FLAT NAND MEMORY DEVICE HAVING CURVED MEMORY ELEMENTS AND METHODS OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/878865
[patent_app_country] => US
[patent_app_date] => 2020-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16878865
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/878865 | Three-dimensional flat NAND memory device having curved memory elements and methods of making the same | May 19, 2020 | Issued |
Array
(
[id] => 16707818
[patent_doc_number] => 10957762
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-23
[patent_title] => Manufacturing method of semiconductor device including conductive structure
[patent_app_type] => utility
[patent_app_number] => 16/878542
[patent_app_country] => US
[patent_app_date] => 2020-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5037
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16878542
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/878542 | Manufacturing method of semiconductor device including conductive structure | May 18, 2020 | Issued |
Array
(
[id] => 17232395
[patent_doc_number] => 20210358952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-18
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE INCLUDING FERROELECTRIC-METAL-INSULATOR MEMORY CELLS AND METHODS OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/876816
[patent_app_country] => US
[patent_app_date] => 2020-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24564
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16876816
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/876816 | Three-dimensional memory device including ferroelectric-metal-insulator memory cells and methods of making the same | May 17, 2020 | Issued |
Array
(
[id] => 17232567
[patent_doc_number] => 20210359124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-18
[patent_title] => SCHOTTKY CONTACT REGION FOR HOLE INJECTION SUPPRESSION
[patent_app_type] => utility
[patent_app_number] => 15/930427
[patent_app_country] => US
[patent_app_date] => 2020-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2848
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15930427
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/930427 | SCHOTTKY CONTACT REGION FOR HOLE INJECTION SUPPRESSION | May 11, 2020 | Abandoned |
Array
(
[id] => 17410739
[patent_doc_number] => 11251644
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Packaged semiconductor devices with wireless charging means
[patent_app_type] => utility
[patent_app_number] => 16/867753
[patent_app_country] => US
[patent_app_date] => 2020-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 5165
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16867753
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/867753 | Packaged semiconductor devices with wireless charging means | May 5, 2020 | Issued |
Array
(
[id] => 17210780
[patent_doc_number] => 11171157
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-09
[patent_title] => Method for forming a MFMIS memory device
[patent_app_type] => utility
[patent_app_number] => 16/866727
[patent_app_country] => US
[patent_app_date] => 2020-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 75
[patent_no_of_words] => 15320
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16866727
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/866727 | Method for forming a MFMIS memory device | May 4, 2020 | Issued |
Array
(
[id] => 16425126
[patent_doc_number] => 20200350324
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => Electrical Storage Device with Negative Capacitance
[patent_app_type] => utility
[patent_app_number] => 16/864370
[patent_app_country] => US
[patent_app_date] => 2020-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5310
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16864370
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/864370 | Electrical storage device with negative capacitance | Apr 30, 2020 | Issued |
Array
(
[id] => 16858720
[patent_doc_number] => 20210159465
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-27
[patent_title] => DISPLAY APPARATUS AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/863066
[patent_app_country] => US
[patent_app_date] => 2020-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4492
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16863066
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/863066 | Display apparatus and method for manufacturing the same | Apr 29, 2020 | Issued |