![](/images/general/no_picture/200_user.png)
Willis Little
Examiner (ID: 13674)
Most Active Art Unit | 3203 |
Art Unit(s) | 2899, 3643, 2107, 2403, 2406, 3203, 3616, 2401, 2103 |
Total Applications | 2327 |
Issued Applications | 2182 |
Pending Applications | 48 |
Abandoned Applications | 97 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 15906525
[patent_doc_number] => 20200152783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => NON-CONTACT MEASUREMENT OF A STRESS IN A FILM ON A SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/741628
[patent_app_country] => US
[patent_app_date] => 2020-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7642
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16741628
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/741628 | Non-contact measurement of a stress in a film on a substrate | Jan 12, 2020 | Issued |
Array
(
[id] => 16966258
[patent_doc_number] => 20210217757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-15
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/738565
[patent_app_country] => US
[patent_app_date] => 2020-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6712
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16738565
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/738565 | Semiconductor structure and method for manufacturing the same | Jan 8, 2020 | Issued |
Array
(
[id] => 16339401
[patent_doc_number] => 10790371
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-29
[patent_title] => Semiconductor device with surface insulating film
[patent_app_type] => utility
[patent_app_number] => 16/734101
[patent_app_country] => US
[patent_app_date] => 2020-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 21
[patent_no_of_words] => 13265
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 316
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16734101
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/734101 | Semiconductor device with surface insulating film | Jan 2, 2020 | Issued |
Array
(
[id] => 16944318
[patent_doc_number] => 11056570
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Nanosheet transistor with dual inner airgap spacers
[patent_app_type] => utility
[patent_app_number] => 16/733487
[patent_app_country] => US
[patent_app_date] => 2020-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9406
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16733487
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/733487 | Nanosheet transistor with dual inner airgap spacers | Jan 2, 2020 | Issued |
Array
(
[id] => 15841211
[patent_doc_number] => 20200135888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURES AND FABRICATION METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/730821
[patent_app_country] => US
[patent_app_date] => 2019-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12517
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 356
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16730821
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/730821 | Semiconductor device structures with composite spacers and fabrication methods thereof | Dec 29, 2019 | Issued |
Array
(
[id] => 16372590
[patent_doc_number] => 10804356
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => Semiconductor device with voltage resistant structure
[patent_app_type] => utility
[patent_app_number] => 16/723622
[patent_app_country] => US
[patent_app_date] => 2019-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 21
[patent_no_of_words] => 13245
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16723622
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/723622 | Semiconductor device with voltage resistant structure | Dec 19, 2019 | Issued |
Array
(
[id] => 17002710
[patent_doc_number] => 11081533
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => Display apparatus and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/722803
[patent_app_country] => US
[patent_app_date] => 2019-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 11594
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16722803
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/722803 | Display apparatus and method of fabricating the same | Dec 19, 2019 | Issued |
Array
(
[id] => 16234052
[patent_doc_number] => 10741616
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-11
[patent_title] => Organic light emitting display device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/723036
[patent_app_country] => US
[patent_app_date] => 2019-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 9176
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16723036
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/723036 | Organic light emitting display device and method for manufacturing the same | Dec 19, 2019 | Issued |
Array
(
[id] => 16889054
[patent_doc_number] => 20210175251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => THREE-DIMENSIONAL NOR ARRAY INCLUDING ACTIVE REGION PILLARS AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/707036
[patent_app_country] => US
[patent_app_date] => 2019-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12873
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16707036
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/707036 | Three-dimensional NOR array including active region pillars and method of making the same | Dec 8, 2019 | Issued |
Array
(
[id] => 15745983
[patent_doc_number] => 20200111881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-09
[patent_title] => SPLIT GATE MEMORY DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/705508
[patent_app_country] => US
[patent_app_date] => 2019-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4288
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16705508
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/705508 | Split gate memory device and method of fabricating the same | Dec 5, 2019 | Issued |
Array
(
[id] => 16324213
[patent_doc_number] => 10784185
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-22
[patent_title] => Method for manufacturing semiconductor device with through silicon via structure
[patent_app_type] => utility
[patent_app_number] => 16/701201
[patent_app_country] => US
[patent_app_date] => 2019-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4008
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16701201
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/701201 | Method for manufacturing semiconductor device with through silicon via structure | Dec 2, 2019 | Issued |
Array
(
[id] => 17424360
[patent_doc_number] => 11257822
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Three-dimensional nanoribbon-based dynamic random-access memory
[patent_app_type] => utility
[patent_app_number] => 16/691163
[patent_app_country] => US
[patent_app_date] => 2019-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 14400
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16691163
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/691163 | Three-dimensional nanoribbon-based dynamic random-access memory | Nov 20, 2019 | Issued |
Array
(
[id] => 17500850
[patent_doc_number] => 11289560
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-29
[patent_title] => Display apparatus having a ring dummy pattern and a method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/689352
[patent_app_country] => US
[patent_app_date] => 2019-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 29
[patent_no_of_words] => 9739
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16689352
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/689352 | Display apparatus having a ring dummy pattern and a method of manufacturing the same | Nov 19, 2019 | Issued |
Array
(
[id] => 16850693
[patent_doc_number] => 20210151438
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => THREE-DIMENSIONAL MEMORY ARRAYS WITH LAYER SELECTOR TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 16/689789
[patent_app_country] => US
[patent_app_date] => 2019-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19239
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16689789
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/689789 | Three-dimensional memory arrays with layer selector transistors | Nov 19, 2019 | Issued |
Array
(
[id] => 17032859
[patent_doc_number] => 11094677
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Micro LED display device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/677672
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 8166
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16677672
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/677672 | Micro LED display device and manufacturing method thereof | Nov 7, 2019 | Issued |
Array
(
[id] => 16286275
[patent_doc_number] => 20200279877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => IMAGE SENSOR
[patent_app_type] => utility
[patent_app_number] => 16/677710
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8733
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16677710
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/677710 | Image sensor | Nov 7, 2019 | Issued |
Array
(
[id] => 16944133
[patent_doc_number] => 11056384
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Method for forming contact plug
[patent_app_type] => utility
[patent_app_number] => 16/678666
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 30
[patent_no_of_words] => 6904
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16678666
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/678666 | Method for forming contact plug | Nov 7, 2019 | Issued |
Array
(
[id] => 15597919
[patent_doc_number] => 20200075494
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => THROUGH-HOLES OF A SEMICONDUCTOR CHIP
[patent_app_type] => utility
[patent_app_number] => 16/677575
[patent_app_country] => US
[patent_app_date] => 2019-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5644
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16677575
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/677575 | Through-holes of a semiconductor chip | Nov 6, 2019 | Issued |
Array
(
[id] => 17477566
[patent_doc_number] => 20220085070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => THREE-DIMENSIONAL VERTICAL SINGLE TRANSISTOR FERROELECTRIC MEMORY AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/423082
[patent_app_country] => US
[patent_app_date] => 2019-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5236
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17423082
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/423082 | Three-dimensional vertical single transistor ferroelectric memory and manufacturing method thereof | Nov 3, 2019 | Issued |
Array
(
[id] => 16782052
[patent_doc_number] => 20210119131
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => FIELD EFFECT TRANSISTOR AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/656583
[patent_app_country] => US
[patent_app_date] => 2019-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7078
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16656583
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/656583 | Field effect transistor and method of manufacturing the same | Oct 17, 2019 | Issued |