| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 5512118
[patent_doc_number] => 20090212422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-27
[patent_title] => 'JOINT RELIABILITY OF SOLDER JOINT BETWEEN Sn-yAg SOLDER AND Ni-P UNDER BUMP METALLIC LAYER BY COBALT ADDITION'
[patent_app_type] => utility
[patent_app_number] => 12/182180
[patent_app_country] => US
[patent_app_date] => 2008-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3700
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20090212422.pdf
[firstpage_image] =>[orig_patent_app_number] => 12182180
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/182180 | JOINT RELIABILITY OF SOLDER JOINT BETWEEN Sn-yAg SOLDER AND Ni-P UNDER BUMP METALLIC LAYER BY COBALT ADDITION | Jul 29, 2008 | Abandoned |
Array
(
[id] => 5524749
[patent_doc_number] => 20090194825
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-06
[patent_title] => 'SELF-ALIGNED CONTACT STRUCTURE IN A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/176469
[patent_app_country] => US
[patent_app_date] => 2008-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9360
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0194/20090194825.pdf
[firstpage_image] =>[orig_patent_app_number] => 12176469
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/176469 | SELF-ALIGNED CONTACT STRUCTURE IN A SEMICONDUCTOR DEVICE | Jul 20, 2008 | Abandoned |
Array
(
[id] => 5444205
[patent_doc_number] => 20090045431
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-19
[patent_title] => 'SEMICONDUCTOR LIGHT-EMITTING DEVICE HAVING A CURRENT-BLOCKING LAYER FORMED BETWEEN A SEMICONDUCTOR MULTILAYER FILM AND A METAL FILM AND LOCATED AT THE PERIPHERY.\n, METHOD FOR FABRICATING THE SAME AND METHOD FOR BONDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/169441
[patent_app_country] => US
[patent_app_date] => 2008-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 13388
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20090045431.pdf
[firstpage_image] =>[orig_patent_app_number] => 12169441
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/169441 | SEMICONDUCTOR LIGHT-EMITTING DEVICE HAVING A CURRENT-BLOCKING LAYER FORMED BETWEEN A SEMICONDUCTOR MULTILAYER FILM AND A METAL FILM AND LOCATED AT THE PERIPHERY.n, METHOD FOR FABRICATING THE SAME AND METHOD FOR BONDING THE SAME | Jul 7, 2008 | Abandoned |
Array
(
[id] => 5461609
[patent_doc_number] => 20090321809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'GRADED OXY-NITRIDE TUNNEL BARRIER'
[patent_app_type] => utility
[patent_app_number] => 12/165219
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2664
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0321/20090321809.pdf
[firstpage_image] =>[orig_patent_app_number] => 12165219
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/165219 | GRADED OXY-NITRIDE TUNNEL BARRIER | Jun 29, 2008 | Abandoned |
Array
(
[id] => 5290547
[patent_doc_number] => 20090023277
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-22
[patent_title] => 'METHOD FOR FABRICATING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/165228
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2181
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0023/20090023277.pdf
[firstpage_image] =>[orig_patent_app_number] => 12165228
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/165228 | Method for fabricating a semiconductor device having recessed gate electrode and elevated source and drain regions | Jun 29, 2008 | Issued |
Array
(
[id] => 8802728
[patent_doc_number] => 08441003
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-14
[patent_title] => 'Phosphorescent polymer compound based on iridium polymer complex and organic electroluminescent device utilizing the same'
[patent_app_type] => utility
[patent_app_number] => 12/599939
[patent_app_country] => US
[patent_app_date] => 2008-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 9057
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12599939
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/599939 | Phosphorescent polymer compound based on iridium polymer complex and organic electroluminescent device utilizing the same | Jun 23, 2008 | Issued |
Array
(
[id] => 5269925
[patent_doc_number] => 20090073701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-19
[patent_title] => 'ELECTRICAL CONNECTING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/142909
[patent_app_country] => US
[patent_app_date] => 2008-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5665
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20090073701.pdf
[firstpage_image] =>[orig_patent_app_number] => 12142909
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/142909 | ELECTRICAL CONNECTING APPARATUS | Jun 19, 2008 | Abandoned |
Array
(
[id] => 6431899
[patent_doc_number] => 20100187514
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-29
[patent_title] => 'ORGANIC THIN FILM TRANSISTOR AND ORGANIC THIN FILM LIGHT- EMITTING TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 12/665552
[patent_app_country] => US
[patent_app_date] => 2008-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 12612
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0187/20100187514.pdf
[firstpage_image] =>[orig_patent_app_number] => 12665552
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/665552 | ORGANIC THIN FILM TRANSISTOR AND ORGANIC THIN FILM LIGHT- EMITTING TRANSISTOR | Jun 17, 2008 | Abandoned |
Array
(
[id] => 6003838
[patent_doc_number] => 20110057164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-10
[patent_title] => 'CARBON NANOTUBE FIELD EMISSION DEVICE WITH OVERHANGING GATE'
[patent_app_type] => utility
[patent_app_number] => 12/140564
[patent_app_country] => US
[patent_app_date] => 2008-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2461
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0057/20110057164.pdf
[firstpage_image] =>[orig_patent_app_number] => 12140564
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/140564 | CARBON NANOTUBE FIELD EMISSION DEVICE WITH OVERHANGING GATE | Jun 16, 2008 | Abandoned |
Array
(
[id] => 9495302
[patent_doc_number] => 08734114
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-27
[patent_title] => 'Blade for a gas turbine engine comprising composite material having voids configured to act as crack initiation points when subject to deformation wave'
[patent_app_type] => utility
[patent_app_number] => 12/155376
[patent_app_country] => US
[patent_app_date] => 2008-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 3795
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12155376
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/155376 | Blade for a gas turbine engine comprising composite material having voids configured to act as crack initiation points when subject to deformation wave | Jun 2, 2008 | Issued |
Array
(
[id] => 9127030
[patent_doc_number] => 08574979
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-05
[patent_title] => 'Method for integrating silicon germanium and carbon doped silicon with source/drain regions in a strained CMOS process flow'
[patent_app_type] => utility
[patent_app_number] => 12/599927
[patent_app_country] => US
[patent_app_date] => 2008-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 23
[patent_no_of_words] => 7143
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12599927
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/599927 | Method for integrating silicon germanium and carbon doped silicon with source/drain regions in a strained CMOS process flow | May 18, 2008 | Issued |
Array
(
[id] => 6004006
[patent_doc_number] => 20110057232
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-10
[patent_title] => 'SEMICONDUCTOR DEVICES INCLUDING SHALLOW IMPLANTED REGIONS AND METHODS OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/118243
[patent_app_country] => US
[patent_app_date] => 2008-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10360
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0057/20110057232.pdf
[firstpage_image] =>[orig_patent_app_number] => 12118243
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/118243 | Methods of forming group III-nitride semiconductor devices including implanting ions directly into source and drain regions and annealing to activate the implanted ions | May 8, 2008 | Issued |
Array
(
[id] => 8178177
[patent_doc_number] => 08178908
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-15
[patent_title] => 'Electrical contact structure having multiple metal interconnect levels staggering one another'
[patent_app_type] => utility
[patent_app_number] => 12/116470
[patent_app_country] => US
[patent_app_date] => 2008-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 4970
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/178/08178908.pdf
[firstpage_image] =>[orig_patent_app_number] => 12116470
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/116470 | Electrical contact structure having multiple metal interconnect levels staggering one another | May 6, 2008 | Issued |
Array
(
[id] => 4849451
[patent_doc_number] => 20080315193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-25
[patent_title] => 'Oxide-based thin film transistor, method of fabricating the same, zinc oxide etchant, and a method of forming the same'
[patent_app_type] => utility
[patent_app_number] => 12/149409
[patent_app_country] => US
[patent_app_date] => 2008-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4019
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0315/20080315193.pdf
[firstpage_image] =>[orig_patent_app_number] => 12149409
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/149409 | Oxide-based thin film transistor, method of fabricating the same, zinc oxide etchant, and a method of forming the same | Apr 30, 2008 | Abandoned |
Array
(
[id] => 10870865
[patent_doc_number] => 08896065
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-25
[patent_title] => 'Top gate thin film transistor with independent field control for off-current suppression'
[patent_app_type] => utility
[patent_app_number] => 12/102770
[patent_app_country] => US
[patent_app_date] => 2008-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 3458
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12102770
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/102770 | Top gate thin film transistor with independent field control for off-current suppression | Apr 13, 2008 | Issued |
Array
(
[id] => 4883813
[patent_doc_number] => 20080258145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-23
[patent_title] => 'Semiconductor Devices Including an Amorphous Region in an Interface Between a Device Isolation Layer and a Source/Drain Diffusion Layer'
[patent_app_type] => utility
[patent_app_number] => 12/102819
[patent_app_country] => US
[patent_app_date] => 2008-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2816
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0258/20080258145.pdf
[firstpage_image] =>[orig_patent_app_number] => 12102819
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/102819 | Semiconductor Devices Including an Amorphous Region in an Interface Between a Device Isolation Layer and a Source/Drain Diffusion Layer | Apr 13, 2008 | Abandoned |
Array
(
[id] => 5435723
[patent_doc_number] => 20090170310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-02
[patent_title] => 'METHOD OF FORMING A METAL LINE OF A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/053469
[patent_app_country] => US
[patent_app_date] => 2008-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2285
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0170/20090170310.pdf
[firstpage_image] =>[orig_patent_app_number] => 12053469
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/053469 | METHOD OF FORMING A METAL LINE OF A SEMICONDUCTOR DEVICE | Mar 20, 2008 | Abandoned |
Array
(
[id] => 8190226
[patent_doc_number] => 08183660
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-22
[patent_title] => 'Semiconductor component having rectifying junctions of different magnitudes and method for producing the same'
[patent_app_type] => utility
[patent_app_number] => 12/037269
[patent_app_country] => US
[patent_app_date] => 2008-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 8213
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/183/08183660.pdf
[firstpage_image] =>[orig_patent_app_number] => 12037269
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/037269 | Semiconductor component having rectifying junctions of different magnitudes and method for producing the same | Feb 25, 2008 | Issued |
Array
(
[id] => 5512124
[patent_doc_number] => 20090212428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-27
[patent_title] => 'RE-DISTRIBUTION CONDUCTIVE LINE STRUCTURE AND THE METHOD OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/035559
[patent_app_country] => US
[patent_app_date] => 2008-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2622
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20090212428.pdf
[firstpage_image] =>[orig_patent_app_number] => 12035559
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/035559 | RE-DISTRIBUTION CONDUCTIVE LINE STRUCTURE AND THE METHOD OF FORMING THE SAME | Feb 21, 2008 | Abandoned |
Array
(
[id] => 4866978
[patent_doc_number] => 20080146037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-19
[patent_title] => 'USE OF A POROUS DIELECTRIC MATERIAL AS AN ETCH STOP LAYER FOR NON-POROUS DIELECTRIC FILMS'
[patent_app_type] => utility
[patent_app_number] => 12/034692
[patent_app_country] => US
[patent_app_date] => 2008-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5534
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0146/20080146037.pdf
[firstpage_image] =>[orig_patent_app_number] => 12034692
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/034692 | Method of forming an interconnection structure in a organosilicate glass having a porous layer with higher carbon content located between two lower carbon content non-porous layers | Feb 20, 2008 | Issued |