Willis Little
Examiner (ID: 13674)
Most Active Art Unit | 3203 |
Art Unit(s) | 2899, 3643, 2107, 2403, 2406, 3203, 3616, 2401, 2103 |
Total Applications | 2327 |
Issued Applications | 2182 |
Pending Applications | 48 |
Abandoned Applications | 97 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 169613
[patent_doc_number] => 07667264
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-02-23
[patent_title] => 'Shallow source MOSFET'
[patent_app_type] => utility
[patent_app_number] => 10/952231
[patent_app_country] => US
[patent_app_date] => 2004-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 24
[patent_no_of_words] => 2802
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/667/07667264.pdf
[firstpage_image] =>[orig_patent_app_number] => 10952231
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/952231 | Shallow source MOSFET | Sep 26, 2004 | Issued |
Array
(
[id] => 84590
[patent_doc_number] => 07741694
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-22
[patent_title] => 'Semiconductor integrated circuit device'
[patent_app_type] => utility
[patent_app_number] => 10/950611
[patent_app_country] => US
[patent_app_date] => 2004-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5634
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/741/07741694.pdf
[firstpage_image] =>[orig_patent_app_number] => 10950611
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/950611 | Semiconductor integrated circuit device | Sep 26, 2004 | Issued |
Array
(
[id] => 547509
[patent_doc_number] => 07166891
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-01-23
[patent_title] => 'Semiconductor device with etch resistant electrical insulation layer between gate electrode and source electrode'
[patent_app_type] => utility
[patent_app_number] => 10/948692
[patent_app_country] => US
[patent_app_date] => 2004-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2763
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/166/07166891.pdf
[firstpage_image] =>[orig_patent_app_number] => 10948692
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/948692 | Semiconductor device with etch resistant electrical insulation layer between gate electrode and source electrode | Sep 23, 2004 | Issued |
Array
(
[id] => 646392
[patent_doc_number] => 07119415
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-10
[patent_title] => 'Monolithically integrated circuit comprising a thin film resistor, and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/946932
[patent_app_country] => US
[patent_app_date] => 2004-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 3342
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/119/07119415.pdf
[firstpage_image] =>[orig_patent_app_number] => 10946932
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/946932 | Monolithically integrated circuit comprising a thin film resistor, and fabrication method thereof | Sep 21, 2004 | Issued |
Array
(
[id] => 7125161
[patent_doc_number] => 20050056905
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-17
[patent_title] => 'Semiconductor device, photoelectric conversion device and method of manufacturing same'
[patent_app_type] => utility
[patent_app_number] => 10/937382
[patent_app_country] => US
[patent_app_date] => 2004-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3243
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0056/20050056905.pdf
[firstpage_image] =>[orig_patent_app_number] => 10937382
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/937382 | Semiconductor device, photoelectric conversion device and method of manufacturing same | Sep 9, 2004 | Issued |
Array
(
[id] => 270871
[patent_doc_number] => 07564107
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-07-21
[patent_title] => 'Power semiconductor device including a terminal structure'
[patent_app_type] => utility
[patent_app_number] => 10/936601
[patent_app_country] => US
[patent_app_date] => 2004-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 25
[patent_no_of_words] => 2980
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/564/07564107.pdf
[firstpage_image] =>[orig_patent_app_number] => 10936601
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/936601 | Power semiconductor device including a terminal structure | Sep 8, 2004 | Issued |
Array
(
[id] => 5708091
[patent_doc_number] => 20060049435
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-09
[patent_title] => 'Vertical JFET as used for selective component in a memory array'
[patent_app_type] => utility
[patent_app_number] => 10/935301
[patent_app_country] => US
[patent_app_date] => 2004-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5973
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20060049435.pdf
[firstpage_image] =>[orig_patent_app_number] => 10935301
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/935301 | Vertical JFET as used for selective component in a memory array | Sep 6, 2004 | Abandoned |
Array
(
[id] => 457520
[patent_doc_number] => 07244986
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-17
[patent_title] => 'Two-bit cell semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 10/931901
[patent_app_country] => US
[patent_app_date] => 2004-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 46
[patent_no_of_words] => 12577
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/244/07244986.pdf
[firstpage_image] =>[orig_patent_app_number] => 10931901
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/931901 | Two-bit cell semiconductor memory device | Aug 31, 2004 | Issued |
Array
(
[id] => 7030887
[patent_doc_number] => 20050029571
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-10
[patent_title] => 'Method of producing rough polysilicon by the use of pulsed plasma chemical vapor deposition and products produced by same'
[patent_app_type] => utility
[patent_app_number] => 10/930521
[patent_app_country] => US
[patent_app_date] => 2004-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2003
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0029/20050029571.pdf
[firstpage_image] =>[orig_patent_app_number] => 10930521
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/930521 | Method of producing rough polysilicon by the use of pulsed plasma chemical vapor deposition and products produced by same | Aug 30, 2004 | Abandoned |
Array
(
[id] => 7080511
[patent_doc_number] => 20050045891
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-03
[patent_title] => 'Electronics device, semiconductor deivce, and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/925992
[patent_app_country] => US
[patent_app_date] => 2004-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 13156
[patent_no_of_claims] => 53
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20050045891.pdf
[firstpage_image] =>[orig_patent_app_number] => 10925992
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/925992 | Electronics device, semiconductor device, and method for manufacturing the same | Aug 25, 2004 | Issued |
Array
(
[id] => 397924
[patent_doc_number] => 07294893
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-11-13
[patent_title] => 'Titanium silicide boride gate electrode'
[patent_app_type] => utility
[patent_app_number] => 10/926871
[patent_app_country] => US
[patent_app_date] => 2004-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 5858
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/294/07294893.pdf
[firstpage_image] =>[orig_patent_app_number] => 10926871
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/926871 | Titanium silicide boride gate electrode | Aug 25, 2004 | Issued |
Array
(
[id] => 616842
[patent_doc_number] => 07145255
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-05
[patent_title] => 'Lateral programmable polysilicon structure incorporating polysilicon blocking diode'
[patent_app_type] => utility
[patent_app_number] => 10/927771
[patent_app_country] => US
[patent_app_date] => 2004-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 6793
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/145/07145255.pdf
[firstpage_image] =>[orig_patent_app_number] => 10927771
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/927771 | Lateral programmable polysilicon structure incorporating polysilicon blocking diode | Aug 25, 2004 | Issued |
Array
(
[id] => 7022898
[patent_doc_number] => 20050017292
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-27
[patent_title] => 'Super-junction semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/925407
[patent_app_country] => US
[patent_app_date] => 2004-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 20558
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20050017292.pdf
[firstpage_image] =>[orig_patent_app_number] => 10925407
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/925407 | Super-junction semiconductor device and method of manufacturing the same | Aug 24, 2004 | Issued |
Array
(
[id] => 7080605
[patent_doc_number] => 20050045985
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-03
[patent_title] => 'High power radio frequency integrated circuit capable of impeding parasitic current loss'
[patent_app_type] => utility
[patent_app_number] => 10/922981
[patent_app_country] => US
[patent_app_date] => 2004-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1881
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20050045985.pdf
[firstpage_image] =>[orig_patent_app_number] => 10922981
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/922981 | High power radio frequency integrated circuit capable of impeding parasitic current loss | Aug 22, 2004 | Abandoned |
Array
(
[id] => 7206368
[patent_doc_number] => 20050258519
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-24
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 10/921961
[patent_app_country] => US
[patent_app_date] => 2004-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 9760
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0258/20050258519.pdf
[firstpage_image] =>[orig_patent_app_number] => 10921961
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/921961 | Semiconductor device including a semiconductor chip formed on an insulating element such as a tape, and including an improved insulating arrangement | Aug 19, 2004 | Issued |
Array
(
[id] => 7053935
[patent_doc_number] => 20050275107
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-15
[patent_title] => 'CONTACT ETCHING UTILIZING MULTI-LAYER HARD MASK'
[patent_app_type] => utility
[patent_app_number] => 10/923591
[patent_app_country] => US
[patent_app_date] => 2004-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2862
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0275/20050275107.pdf
[firstpage_image] =>[orig_patent_app_number] => 10923591
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/923591 | Contact etching utilizing multi-layer hard mask | Aug 19, 2004 | Issued |
Array
(
[id] => 911407
[patent_doc_number] => 07329952
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-12
[patent_title] => 'Method of fabricating a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/921191
[patent_app_country] => US
[patent_app_date] => 2004-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 5476
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/329/07329952.pdf
[firstpage_image] =>[orig_patent_app_number] => 10921191
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/921191 | Method of fabricating a semiconductor device | Aug 18, 2004 | Issued |
Array
(
[id] => 563648
[patent_doc_number] => 07157766
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-01-02
[patent_title] => 'Variable capactor structure and method of manufacture'
[patent_app_type] => utility
[patent_app_number] => 10/921457
[patent_app_country] => US
[patent_app_date] => 2004-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 31
[patent_no_of_words] => 6477
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/157/07157766.pdf
[firstpage_image] =>[orig_patent_app_number] => 10921457
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/921457 | Variable capactor structure and method of manufacture | Aug 17, 2004 | Issued |
Array
(
[id] => 452919
[patent_doc_number] => 07247521
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-24
[patent_title] => 'Semiconductor assembly encapsulation mold and method for forming same'
[patent_app_type] => utility
[patent_app_number] => 10/919373
[patent_app_country] => US
[patent_app_date] => 2004-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2234
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/247/07247521.pdf
[firstpage_image] =>[orig_patent_app_number] => 10919373
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/919373 | Semiconductor assembly encapsulation mold and method for forming same | Aug 16, 2004 | Issued |
Array
(
[id] => 5796495
[patent_doc_number] => 20060033172
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-16
[patent_title] => 'Metal-metal bonding of compliant interconnect'
[patent_app_type] => utility
[patent_app_number] => 10/917041
[patent_app_country] => US
[patent_app_date] => 2004-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5216
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20060033172.pdf
[firstpage_image] =>[orig_patent_app_number] => 10917041
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/917041 | Metal-metal bonding of compliant interconnect | Aug 10, 2004 | Issued |