Willis Little
Examiner (ID: 13674)
Most Active Art Unit | 3203 |
Art Unit(s) | 2899, 3643, 2107, 2403, 2406, 3203, 3616, 2401, 2103 |
Total Applications | 2327 |
Issued Applications | 2182 |
Pending Applications | 48 |
Abandoned Applications | 97 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 1384978
[patent_doc_number] => 06559539
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-05-06
[patent_title] => 'Stacked package structure of image sensor'
[patent_app_type] => B2
[patent_app_number] => 09/770084
[patent_app_country] => US
[patent_app_date] => 2001-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1817
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/559/06559539.pdf
[firstpage_image] =>[orig_patent_app_number] => 09770084
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/770084 | Stacked package structure of image sensor | Jan 23, 2001 | Issued |
Array
(
[id] => 1190043
[patent_doc_number] => 06734571
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-05-11
[patent_title] => 'Semiconductor assembly encapsulation mold'
[patent_app_type] => B2
[patent_app_number] => 09/766654
[patent_app_country] => US
[patent_app_date] => 2001-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2163
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/734/06734571.pdf
[firstpage_image] =>[orig_patent_app_number] => 09766654
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/766654 | Semiconductor assembly encapsulation mold | Jan 22, 2001 | Issued |
Array
(
[id] => 6880239
[patent_doc_number] => 20010031526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-10-18
[patent_title] => 'DRAM memory capacitor, and method for its production'
[patent_app_type] => new
[patent_app_number] => 09/756082
[patent_app_country] => US
[patent_app_date] => 2001-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1417
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0031/20010031526.pdf
[firstpage_image] =>[orig_patent_app_number] => 09756082
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/756082 | DRAM memory capacitor having three-layer dielectric, and method for its production | Jan 7, 2001 | Issued |
Array
(
[id] => 1330567
[patent_doc_number] => 06600199
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-07-29
[patent_title] => 'Deep trench-buried layer array and integrated device structures for noise isolation and latch up immunity'
[patent_app_type] => B2
[patent_app_number] => 09/752061
[patent_app_country] => US
[patent_app_date] => 2000-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5239
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/600/06600199.pdf
[firstpage_image] =>[orig_patent_app_number] => 09752061
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/752061 | Deep trench-buried layer array and integrated device structures for noise isolation and latch up immunity | Dec 28, 2000 | Issued |
60/325745 | Semiconductor package | Dec 18, 2000 | Pending |
09/700841 | SOI type integrated circuit with a decoupling capacity and process for embodiment of such a circuit | Dec 17, 2000 | Abandoned |
Array
(
[id] => 6891238
[patent_doc_number] => 20010017400
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-30
[patent_title] => 'Semiconductor device'
[patent_app_type] => new
[patent_app_number] => 09/734741
[patent_app_country] => US
[patent_app_date] => 2000-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7970
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20010017400.pdf
[firstpage_image] =>[orig_patent_app_number] => 09734741
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/734741 | Semiconductor element with electric field reducing device mounted therein for increasing dielectric strength | Dec 12, 2000 | Issued |
Array
(
[id] => 6395779
[patent_doc_number] => 20020036316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-03-28
[patent_title] => 'Process for producing semiconductor memory device and semiconductor memory device'
[patent_app_type] => new
[patent_app_number] => 09/733031
[patent_app_country] => US
[patent_app_date] => 2000-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 13448
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20020036316.pdf
[firstpage_image] =>[orig_patent_app_number] => 09733031
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/733031 | Semiconductor memory with source/drain regions on walls of grooves | Dec 10, 2000 | Issued |
Array
(
[id] => 6028744
[patent_doc_number] => 20020017682
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-14
[patent_title] => 'Semiconductor device'
[patent_app_type] => new
[patent_app_number] => 09/733882
[patent_app_country] => US
[patent_app_date] => 2000-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3688
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 14
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20020017682.pdf
[firstpage_image] =>[orig_patent_app_number] => 09733882
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/733882 | Semiconductor device | Dec 10, 2000 | Abandoned |
Array
(
[id] => 7026648
[patent_doc_number] => 20010013634
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-16
[patent_title] => 'High-voltage integrated vertical resistor and manufacturing process thereof'
[patent_app_type] => new
[patent_app_number] => 09/733781
[patent_app_country] => US
[patent_app_date] => 2000-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3815
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20010013634.pdf
[firstpage_image] =>[orig_patent_app_number] => 09733781
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/733781 | High-voltage integrated vertical resistor and manufacturing process thereof | Dec 6, 2000 | Abandoned |
Array
(
[id] => 1193793
[patent_doc_number] => 06730984
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-04
[patent_title] => 'Increasing an electrical resistance of a resistor by oxidation or nitridization'
[patent_app_type] => B1
[patent_app_number] => 09/712391
[patent_app_country] => US
[patent_app_date] => 2000-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 7500
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/730/06730984.pdf
[firstpage_image] =>[orig_patent_app_number] => 09712391
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/712391 | Increasing an electrical resistance of a resistor by oxidation or nitridization | Nov 13, 2000 | Issued |
Array
(
[id] => 1471711
[patent_doc_number] => 06407457
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-18
[patent_title] => 'Contact-bumpless chip contacting method and an electronic circuit produced by said method'
[patent_app_type] => B1
[patent_app_number] => 09/704131
[patent_app_country] => US
[patent_app_date] => 2000-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2992
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/407/06407457.pdf
[firstpage_image] =>[orig_patent_app_number] => 09704131
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/704131 | Contact-bumpless chip contacting method and an electronic circuit produced by said method | Oct 31, 2000 | Issued |
Array
(
[id] => 1005963
[patent_doc_number] => 06906370
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-06-14
[patent_title] => 'Semiconductor component having a material reinforced contact area'
[patent_app_type] => utility
[patent_app_number] => 09/685362
[patent_app_country] => US
[patent_app_date] => 2000-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3253
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/906/06906370.pdf
[firstpage_image] =>[orig_patent_app_number] => 09685362
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/685362 | Semiconductor component having a material reinforced contact area | Oct 9, 2000 | Issued |
Array
(
[id] => 1603214
[patent_doc_number] => 06433394
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-13
[patent_title] => 'Over-voltage protection device for integrated circuits'
[patent_app_type] => B1
[patent_app_number] => 09/684530
[patent_app_country] => US
[patent_app_date] => 2000-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 3770
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/433/06433394.pdf
[firstpage_image] =>[orig_patent_app_number] => 09684530
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/684530 | Over-voltage protection device for integrated circuits | Oct 5, 2000 | Issued |
Array
(
[id] => 1318928
[patent_doc_number] => 06608342
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-08-19
[patent_title] => 'Container capacitor structure and method of formation thereof'
[patent_app_type] => B1
[patent_app_number] => 09/652852
[patent_app_country] => US
[patent_app_date] => 2000-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 53
[patent_no_of_words] => 7145
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/608/06608342.pdf
[firstpage_image] =>[orig_patent_app_number] => 09652852
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/652852 | Container capacitor structure and method of formation thereof | Aug 30, 2000 | Issued |
Array
(
[id] => 4332049
[patent_doc_number] => 06329719
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-11
[patent_title] => 'Semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 9/651280
[patent_app_country] => US
[patent_app_date] => 2000-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3490
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/329/06329719.pdf
[firstpage_image] =>[orig_patent_app_number] => 651280
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/651280 | Semiconductor device | Aug 29, 2000 | Issued |
Array
(
[id] => 1563047
[patent_doc_number] => 06362499
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-26
[patent_title] => 'Ferroelectric transistors using thin film semiconductor gate electrodes'
[patent_app_type] => B1
[patent_app_number] => 09/645158
[patent_app_country] => US
[patent_app_date] => 2000-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 11
[patent_no_of_words] => 3753
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/362/06362499.pdf
[firstpage_image] =>[orig_patent_app_number] => 09645158
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/645158 | Ferroelectric transistors using thin film semiconductor gate electrodes | Aug 23, 2000 | Issued |
Array
(
[id] => 1010109
[patent_doc_number] => 06900874
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-05-31
[patent_title] => 'Device and method for the temperature-independent operation of electro-optical switches on the basis of ferroelectric liquid crystals having a deformed helix'
[patent_app_type] => utility
[patent_app_number] => 09/830757
[patent_app_country] => US
[patent_app_date] => 2000-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1255
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/900/06900874.pdf
[firstpage_image] =>[orig_patent_app_number] => 09830757
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/830757 | Device and method for the temperature-independent operation of electro-optical switches on the basis of ferroelectric liquid crystals having a deformed helix | Aug 23, 2000 | Issued |
Array
(
[id] => 1343834
[patent_doc_number] => 06590240
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-08
[patent_title] => 'Method of manufacturing unipolar components'
[patent_app_type] => B1
[patent_app_number] => 09/628053
[patent_app_country] => US
[patent_app_date] => 2000-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2442
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/590/06590240.pdf
[firstpage_image] =>[orig_patent_app_number] => 09628053
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/628053 | Method of manufacturing unipolar components | Jul 27, 2000 | Issued |
Array
(
[id] => 1374706
[patent_doc_number] => 06566725
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-05-20
[patent_title] => 'Thermal isolation using vertical structures'
[patent_app_type] => B1
[patent_app_number] => 09/628201
[patent_app_country] => US
[patent_app_date] => 2000-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 26
[patent_no_of_words] => 4107
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/566/06566725.pdf
[firstpage_image] =>[orig_patent_app_number] => 09628201
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/628201 | Thermal isolation using vertical structures | Jul 27, 2000 | Issued |