Willis Little
Examiner (ID: 13674)
Most Active Art Unit | 3203 |
Art Unit(s) | 2899, 3643, 2107, 2403, 2406, 3203, 3616, 2401, 2103 |
Total Applications | 2327 |
Issued Applications | 2182 |
Pending Applications | 48 |
Abandoned Applications | 97 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 4309686
[patent_doc_number] => 06188116
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-13
[patent_title] => 'Structure of a polysilicon plug'
[patent_app_type] => 1
[patent_app_number] => 9/172381
[patent_app_country] => US
[patent_app_date] => 1998-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 1475
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/188/06188116.pdf
[firstpage_image] =>[orig_patent_app_number] => 172381
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/172381 | Structure of a polysilicon plug | Oct 13, 1998 | Issued |
Array
(
[id] => 4179660
[patent_doc_number] => 06084267
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-04
[patent_title] => 'Design propagation delay measurement device'
[patent_app_type] => 1
[patent_app_number] => 9/168572
[patent_app_country] => US
[patent_app_date] => 1998-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1994
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/084/06084267.pdf
[firstpage_image] =>[orig_patent_app_number] => 168572
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/168572 | Design propagation delay measurement device | Oct 7, 1998 | Issued |
Array
(
[id] => 5948608
[patent_doc_number] => 20020005574
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-01-17
[patent_title] => 'METHODS AND APPARATUS FOR HERMETICALLY SEALING ELECTRONIC PACKAGES'
[patent_app_type] => new
[patent_app_number] => 09/169511
[patent_app_country] => US
[patent_app_date] => 1998-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 3202
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20020005574.pdf
[firstpage_image] =>[orig_patent_app_number] => 09169511
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/169511 | Methods and apparatus for hermetically sealing electronic packages | Oct 7, 1998 | Issued |
Array
(
[id] => 4390183
[patent_doc_number] => 06262482
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-17
[patent_title] => 'Semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 9/167671
[patent_app_country] => US
[patent_app_date] => 1998-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 9412
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/262/06262482.pdf
[firstpage_image] =>[orig_patent_app_number] => 167671
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/167671 | Semiconductor device | Oct 6, 1998 | Issued |
Array
(
[id] => 4108547
[patent_doc_number] => 06051871
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-18
[patent_title] => 'Heterojunction bipolar transistor having improved heat dissipation'
[patent_app_type] => 1
[patent_app_number] => 9/166673
[patent_app_country] => US
[patent_app_date] => 1998-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 18
[patent_no_of_words] => 3430
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/051/06051871.pdf
[firstpage_image] =>[orig_patent_app_number] => 166673
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/166673 | Heterojunction bipolar transistor having improved heat dissipation | Oct 4, 1998 | Issued |
Array
(
[id] => 4113357
[patent_doc_number] => 06057582
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-02
[patent_title] => 'Semiconductor device with gate electrode having end portions to reduce hot carrier effects'
[patent_app_type] => 1
[patent_app_number] => 9/164631
[patent_app_country] => US
[patent_app_date] => 1998-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 2221
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/057/06057582.pdf
[firstpage_image] =>[orig_patent_app_number] => 164631
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/164631 | Semiconductor device with gate electrode having end portions to reduce hot carrier effects | Sep 30, 1998 | Issued |
Array
(
[id] => 4424703
[patent_doc_number] => 06225669
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-01
[patent_title] => 'Non-uniform gate/dielectric field effect transistor'
[patent_app_type] => 1
[patent_app_number] => 9/163840
[patent_app_country] => US
[patent_app_date] => 1998-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 28
[patent_no_of_words] => 4762
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/225/06225669.pdf
[firstpage_image] =>[orig_patent_app_number] => 163840
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/163840 | Non-uniform gate/dielectric field effect transistor | Sep 29, 1998 | Issued |
Array
(
[id] => 1597106
[patent_doc_number] => 06384455
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-07
[patent_title] => 'MOS semiconductor device with shallow trench isolation structure and manufacturing method thereof'
[patent_app_type] => B1
[patent_app_number] => 09/163362
[patent_app_country] => US
[patent_app_date] => 1998-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 7883
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/384/06384455.pdf
[firstpage_image] =>[orig_patent_app_number] => 09163362
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/163362 | MOS semiconductor device with shallow trench isolation structure and manufacturing method thereof | Sep 29, 1998 | Issued |
Array
(
[id] => 4113275
[patent_doc_number] => 06057576
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-02
[patent_title] => 'Inverse-T tungsten gate apparatus'
[patent_app_type] => 1
[patent_app_number] => 9/160552
[patent_app_country] => US
[patent_app_date] => 1998-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3687
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/057/06057576.pdf
[firstpage_image] =>[orig_patent_app_number] => 160552
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/160552 | Inverse-T tungsten gate apparatus | Sep 23, 1998 | Issued |
Array
(
[id] => 4301348
[patent_doc_number] => 06184576
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-06
[patent_title] => 'Packaging and interconnection of contact structure'
[patent_app_type] => 1
[patent_app_number] => 9/157842
[patent_app_country] => US
[patent_app_date] => 1998-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 26
[patent_no_of_words] => 8999
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/184/06184576.pdf
[firstpage_image] =>[orig_patent_app_number] => 157842
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/157842 | Packaging and interconnection of contact structure | Sep 20, 1998 | Issued |
Array
(
[id] => 4324574
[patent_doc_number] => 06249017
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-06-19
[patent_title] => 'Highly reliable trench capacitor type memory cell'
[patent_app_type] => 1
[patent_app_number] => 9/157537
[patent_app_country] => US
[patent_app_date] => 1998-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 38
[patent_no_of_words] => 5648
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/249/06249017.pdf
[firstpage_image] =>[orig_patent_app_number] => 157537
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/157537 | Highly reliable trench capacitor type memory cell | Sep 20, 1998 | Issued |
Array
(
[id] => 4162991
[patent_doc_number] => 06114723
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-05
[patent_title] => 'Flash memory cell using poly to poly tunneling for erase'
[patent_app_type] => 1
[patent_app_number] => 9/156583
[patent_app_country] => US
[patent_app_date] => 1998-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 3169
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/114/06114723.pdf
[firstpage_image] =>[orig_patent_app_number] => 156583
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/156583 | Flash memory cell using poly to poly tunneling for erase | Sep 17, 1998 | Issued |
Array
(
[id] => 4140464
[patent_doc_number] => 06015984
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-01-18
[patent_title] => 'Capacitor with oxide/nitride/oxide composite dielectric suitable for embedded nonvolatile memory in analog applications'
[patent_app_type] => 1
[patent_app_number] => 9/156582
[patent_app_country] => US
[patent_app_date] => 1998-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 3955
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/015/06015984.pdf
[firstpage_image] =>[orig_patent_app_number] => 156582
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/156582 | Capacitor with oxide/nitride/oxide composite dielectric suitable for embedded nonvolatile memory in analog applications | Sep 17, 1998 | Issued |
09/154262 | TRANSISTOR HAVING A GATE DIELECTRIC WHICH IS SUBSTANTIALLY RESISANT TO DRAIN-SIDE HOT CARRIER INJECTION | Sep 15, 1998 | Abandoned |
Array
(
[id] => 1420853
[patent_doc_number] => 06512299
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-28
[patent_title] => 'Semiconductor device and a manufacturing process therefor'
[patent_app_type] => B1
[patent_app_number] => 09/149273
[patent_app_country] => US
[patent_app_date] => 1998-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 43
[patent_no_of_words] => 6070
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/512/06512299.pdf
[firstpage_image] =>[orig_patent_app_number] => 09149273
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/149273 | Semiconductor device and a manufacturing process therefor | Sep 8, 1998 | Issued |
Array
(
[id] => 4360789
[patent_doc_number] => 06218715
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-04-17
[patent_title] => 'MOS transistor for high-speed operation'
[patent_app_type] => 1
[patent_app_number] => 9/149642
[patent_app_country] => US
[patent_app_date] => 1998-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2067
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/218/06218715.pdf
[firstpage_image] =>[orig_patent_app_number] => 149642
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/149642 | MOS transistor for high-speed operation | Sep 7, 1998 | Issued |
Array
(
[id] => 4387939
[patent_doc_number] => 06278149
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-21
[patent_title] => 'Plurality of trench capacitors used for the peripheral circuit'
[patent_app_type] => 1
[patent_app_number] => 9/146191
[patent_app_country] => US
[patent_app_date] => 1998-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 33
[patent_no_of_words] => 3860
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/278/06278149.pdf
[firstpage_image] =>[orig_patent_app_number] => 146191
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/146191 | Plurality of trench capacitors used for the peripheral circuit | Sep 2, 1998 | Issued |
Array
(
[id] => 4123552
[patent_doc_number] => 06072223
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-06
[patent_title] => 'Circuit and method for a memory cell using reverse base current effect'
[patent_app_type] => 1
[patent_app_number] => 9/145582
[patent_app_country] => US
[patent_app_date] => 1998-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 5010
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/072/06072223.pdf
[firstpage_image] =>[orig_patent_app_number] => 145582
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/145582 | Circuit and method for a memory cell using reverse base current effect | Sep 1, 1998 | Issued |
Array
(
[id] => 4412894
[patent_doc_number] => 06239472
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-29
[patent_title] => 'MOSFET structure having improved source/drain junction performance'
[patent_app_type] => 1
[patent_app_number] => 9/144963
[patent_app_country] => US
[patent_app_date] => 1998-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 4865
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/239/06239472.pdf
[firstpage_image] =>[orig_patent_app_number] => 144963
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/144963 | MOSFET structure having improved source/drain junction performance | Aug 31, 1998 | Issued |
Array
(
[id] => 4242914
[patent_doc_number] => 06144091
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-07
[patent_title] => 'Semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 9/144643
[patent_app_country] => US
[patent_app_date] => 1998-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 3432
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/144/06144091.pdf
[firstpage_image] =>[orig_patent_app_number] => 144643
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/144643 | Semiconductor device | Aug 30, 1998 | Issued |