Willis Little

Array ( [id] => 4362567 [patent_doc_number] => 06175134 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-16 [patent_title] => 'Thin film transistors' [patent_app_type] => 1 [patent_app_number] => 9/143039 [patent_app_country] => US [patent_app_date] => 1998-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 2986 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/175/06175134.pdf [firstpage_image] =>[orig_patent_app_number] => 143039 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4222640 [patent_doc_number] => 06111314 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Thermal cap with embedded particles' [patent_app_type] => 1 [patent_app_number] => 9/140583 [patent_app_country] => US [patent_app_date] => 1998-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 3678 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/111/06111314.pdf [firstpage_image] =>[orig_patent_app_number] => 140583 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4161394 [patent_doc_number] => 06104057 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-15 [patent_title] => 'Electrically alterable non-volatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/138891 [patent_app_country] => US [patent_app_date] => 1998-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3712 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/104/06104057.pdf [firstpage_image] =>[orig_patent_app_number] => 138891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4401683 [patent_doc_number] => 06297560 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-02 [patent_title] => 'Semiconductor flip-chip assembly with pre-applied encapsulating layers' [patent_app_type] => 1 [patent_app_number] => 9/137971 [patent_app_country] => US [patent_app_date] => 1998-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 13 [patent_no_of_words] => 9819 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/297/06297560.pdf [firstpage_image] =>[orig_patent_app_number] => 137971 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6959584 [patent_doc_number] => 20010011768 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-08-09 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND PACKAGE STRUCTURE FOR THE SAME' [patent_app_type] => new [patent_app_number] => 09/137153 [patent_app_country] => US [patent_app_date] => 1998-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6926 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20010011768.pdf [firstpage_image] =>[orig_patent_app_number] => 09137153 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4309934 [patent_doc_number] => 06188134 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'Electronic devices with rubidium barrier film and process for making same' [patent_app_type] => 1 [patent_app_number] => 9/137087 [patent_app_country] => US [patent_app_date] => 1998-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 8247 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/188/06188134.pdf [firstpage_image] =>[orig_patent_app_number] => 137087 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4253748 [patent_doc_number] => 06137182 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-24 [patent_title] => 'Method of reducing via and contact dimensions beyond photolithography equipment limits' [patent_app_type] => 1 [patent_app_number] => 9/137471 [patent_app_country] => US [patent_app_date] => 1998-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 4566 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/137/06137182.pdf [firstpage_image] =>[orig_patent_app_number] => 137471 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4161725 [patent_doc_number] => 06104080 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-15 [patent_title] => 'Integrated circuit having capacitors for smoothing a supply voltage' [patent_app_type] => 1 [patent_app_number] => 9/137913 [patent_app_country] => US [patent_app_date] => 1998-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2550 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/104/06104080.pdf [firstpage_image] =>[orig_patent_app_number] => 137913 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4086820 [patent_doc_number] => 06054742 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-25 [patent_title] => 'Structure for cross coupled thin film transistors and static random access memory cell' [patent_app_type] => 1 [patent_app_number] => 9/136811 [patent_app_country] => US [patent_app_date] => 1998-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 3689 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/054/06054742.pdf [firstpage_image] =>[orig_patent_app_number] => 136811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4210029 [patent_doc_number] => 06078085 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Semiconductor integrated circuit and layout apparatus in which guard-ring is interposed between input-output circuits' [patent_app_type] => 1 [patent_app_number] => 9/135551 [patent_app_country] => US [patent_app_date] => 1998-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2315 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/078/06078085.pdf [firstpage_image] =>[orig_patent_app_number] => 135551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4070749 [patent_doc_number] => 06008537 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-28 [patent_title] => 'Semiconductor device with heat dissipation metal layer and metal projections' [patent_app_type] => 1 [patent_app_number] => 9/134331 [patent_app_country] => US [patent_app_date] => 1998-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 26 [patent_no_of_words] => 4574 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/008/06008537.pdf [firstpage_image] =>[orig_patent_app_number] => 134331 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1419227 [patent_doc_number] => 06525384 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-25 [patent_title] => 'Conductor layer nitridation' [patent_app_type] => B2 [patent_app_number] => 09/131993 [patent_app_country] => US [patent_app_date] => 1998-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2313 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/525/06525384.pdf [firstpage_image] =>[orig_patent_app_number] => 09131993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4355218 [patent_doc_number] => 06215152 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'MOSFET having self-aligned gate and buried shield and method of making same' [patent_app_type] => 1 [patent_app_number] => 9/130192 [patent_app_country] => US [patent_app_date] => 1998-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 1790 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/215/06215152.pdf [firstpage_image] =>[orig_patent_app_number] => 130192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4152045 [patent_doc_number] => 06064097 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-16 [patent_title] => 'Wiring layers for a semiconductor integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 9/128663 [patent_app_country] => US [patent_app_date] => 1998-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2642 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/064/06064097.pdf [firstpage_image] =>[orig_patent_app_number] => 128663 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257384 [patent_doc_number] => 06207997 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Thin film transistor for antistatic circuit and method for fabricating the same' [patent_app_type] => 1 [patent_app_number] => 9/127443 [patent_app_country] => US [patent_app_date] => 1998-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 3988 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/207/06207997.pdf [firstpage_image] =>[orig_patent_app_number] => 127443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4282573 [patent_doc_number] => 06281557 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Read-only memory cell array and method for fabricating it' [patent_app_type] => 1 [patent_app_number] => 9/126173 [patent_app_country] => US [patent_app_date] => 1998-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3070 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/281/06281557.pdf [firstpage_image] =>[orig_patent_app_number] => 126173 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4319685 [patent_doc_number] => 06242782 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-05 [patent_title] => 'Circuit for providing isolation of integrated circuit active areas' [patent_app_type] => 1 [patent_app_number] => 9/124283 [patent_app_country] => US [patent_app_date] => 1998-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2251 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/242/06242782.pdf [firstpage_image] =>[orig_patent_app_number] => 124283 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4108755 [patent_doc_number] => 06051885 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-18 [patent_title] => 'Semiconductor device having a conductor with a wedge shaped depression' [patent_app_type] => 1 [patent_app_number] => 9/123843 [patent_app_country] => US [patent_app_date] => 1998-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 38 [patent_no_of_words] => 5579 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/051/06051885.pdf [firstpage_image] =>[orig_patent_app_number] => 123843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4195355 [patent_doc_number] => 06153938 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Flip-chip connecting method, flip-chip connected structure and electronic device using the same' [patent_app_type] => 1 [patent_app_number] => 9/122782 [patent_app_country] => US [patent_app_date] => 1998-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 5624 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/153/06153938.pdf [firstpage_image] =>[orig_patent_app_number] => 122782 [rel_patent_id] =>[rel_patent_doc_number] =>)