
Xiaoming Liu
Examiner (ID: 12447, Phone: (571)270-0384 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812 |
| Total Applications | 673 |
| Issued Applications | 518 |
| Pending Applications | 97 |
| Abandoned Applications | 80 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19341527
[patent_doc_number] => 12051725
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-30
[patent_title] => Doping activation and ohmic contact formation in a SiC electronic device, and SiC electronic device
[patent_app_type] => utility
[patent_app_number] => 18/309584
[patent_app_country] => US
[patent_app_date] => 2023-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4777
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18309584
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/309584 | Doping activation and ohmic contact formation in a SiC electronic device, and SiC electronic device | Apr 27, 2023 | Issued |
Array
(
[id] => 19741405
[patent_doc_number] => 12218253
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-04
[patent_title] => Flash memory device with three dimensional half flash structure and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 18/301220
[patent_app_country] => US
[patent_app_date] => 2023-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5549
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18301220
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/301220 | Flash memory device with three dimensional half flash structure and methods for forming the same | Apr 14, 2023 | Issued |
Array
(
[id] => 18943716
[patent_doc_number] => 20240038855
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => SEMICONDUCTOR STRUCTURE WITH SELF-ALIGNED CONDUCTIVE FEATURES
[patent_app_type] => utility
[patent_app_number] => 18/298629
[patent_app_country] => US
[patent_app_date] => 2023-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7459
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18298629
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/298629 | SEMICONDUCTOR STRUCTURE WITH SELF-ALIGNED CONDUCTIVE FEATURES | Apr 10, 2023 | Pending |
Array
(
[id] => 19500428
[patent_doc_number] => 20240339446
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => EMBEDDED CLAMPING DIODE TO IMPROVE DEVICE RUGGEDNESS
[patent_app_type] => utility
[patent_app_number] => 18/297182
[patent_app_country] => US
[patent_app_date] => 2023-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18297182
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/297182 | EMBEDDED CLAMPING DIODE TO IMPROVE DEVICE RUGGEDNESS | Apr 6, 2023 | Pending |
Array
(
[id] => 19500509
[patent_doc_number] => 20240339527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => LOW CAPACITANCE AND LOW RESISTANCE DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/296521
[patent_app_country] => US
[patent_app_date] => 2023-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4119
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18296521
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/296521 | LOW CAPACITANCE AND LOW RESISTANCE DEVICES | Apr 5, 2023 | Pending |
Array
(
[id] => 20900345
[patent_doc_number] => 12707625
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-11
[patent_title] => Method for forming memory device
[patent_app_type] => utility
[patent_app_number] => 18/194795
[patent_app_country] => US
[patent_app_date] => 2023-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 46
[patent_no_of_words] => 3270
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18194795
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/194795 | METHOD FOP FORMING MEMORY DEVICE | Apr 2, 2023 | Pending |
Array
(
[id] => 19484367
[patent_doc_number] => 20240332409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => MULTI-CHANNEL HIGH ELECTRON MOBILITY TRANSISTOR WITH DOPED GATE FINS
[patent_app_type] => utility
[patent_app_number] => 18/126729
[patent_app_country] => US
[patent_app_date] => 2023-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7321
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18126729
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/126729 | MULTI-CHANNEL HIGH ELECTRON MOBILITY TRANSISTOR WITH DOPED GATE FINS | Mar 26, 2023 | Pending |
Array
(
[id] => 19038408
[patent_doc_number] => 20240088223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES AND SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/126298
[patent_app_country] => US
[patent_app_date] => 2023-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18126298
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/126298 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES AND SEMICONDUCTOR DEVICES | Mar 23, 2023 | Pending |
Array
(
[id] => 19467977
[patent_doc_number] => 20240321647
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => SEMICONDUCTOR DEVICES WITH INTEGRATED TEST AREAS
[patent_app_type] => utility
[patent_app_number] => 18/125655
[patent_app_country] => US
[patent_app_date] => 2023-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5596
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -35
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18125655
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/125655 | SEMICONDUCTOR DEVICES WITH INTEGRATED TEST AREAS | Mar 22, 2023 | Pending |
Array
(
[id] => 18663271
[patent_doc_number] => 20230309297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/187383
[patent_app_country] => US
[patent_app_date] => 2023-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2728
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18187383
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/187383 | SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME | Mar 20, 2023 | Pending |
Array
(
[id] => 18502244
[patent_doc_number] => 20230225119
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-13
[patent_title] => NON-VOLATILE MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/185591
[patent_app_country] => US
[patent_app_date] => 2023-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5531
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18185591
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/185591 | Non-volatile memory device and method for manufacturing the same | Mar 16, 2023 | Issued |
Array
(
[id] => 20925743
[patent_doc_number] => 12720831
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-25
[patent_title] => Method for producing a SiC superjunction device
[patent_app_type] => utility
[patent_app_number] => 18/121713
[patent_app_country] => US
[patent_app_date] => 2023-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 4400
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18121713
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/121713 | METHOD FOR PRODUCING A SIC SUPERJUNCTION DEVICE | Mar 14, 2023 | Pending |
Array
(
[id] => 18959223
[patent_doc_number] => 20240047550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/182426
[patent_app_country] => US
[patent_app_date] => 2023-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8182
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18182426
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/182426 | Semiconductor device | Mar 12, 2023 | Issued |
Array
(
[id] => 18975336
[patent_doc_number] => 20240055428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-15
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF
FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/182563
[patent_app_country] => US
[patent_app_date] => 2023-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20485
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18182563
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/182563 | Semiconductor device and method of fabricating the same | Mar 12, 2023 | Issued |
Array
(
[id] => 20869541
[patent_doc_number] => 12696456
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-28
[patent_title] => Ferroelectric-based memory device and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/181229
[patent_app_country] => US
[patent_app_date] => 2023-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 30
[patent_no_of_words] => 9592
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18181229
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/181229 | FERROELECTRIC-BASED MEMORY DEVICE AND METHOD OF FORMING THE SAME | Mar 8, 2023 | Issued |
Array
(
[id] => 20705677
[patent_doc_number] => 12628404
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-12
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/181071
[patent_app_country] => US
[patent_app_date] => 2023-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 4100
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18181071
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/181071 | Semiconductor device | Mar 8, 2023 | Issued |
Array
(
[id] => 18653287
[patent_doc_number] => 20230299127
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-21
[patent_title] => INTEGRATED CIRCUIT COMPRISING A HIGH VOLTAGE TRANSISTOR AND CORRESPONDING MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 18/180025
[patent_app_country] => US
[patent_app_date] => 2023-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8181
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18180025
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/180025 | INTEGRATED CIRCUIT COMPRISING A HIGH VOLTAGE TRANSISTOR AND CORRESPONDING MANUFACTURING METHOD | Mar 6, 2023 | Pending |
Array
(
[id] => 19007982
[patent_doc_number] => 20240072053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURING THE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/177760
[patent_app_country] => US
[patent_app_date] => 2023-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7474
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18177760
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/177760 | Semiconductor device and a method of manufacturing the semiconductor device | Mar 2, 2023 | Issued |
Array
(
[id] => 18615546
[patent_doc_number] => 20230282283
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-07
[patent_title] => MEMORY STRUCTURE INCLUDING HIGH DENSITY THREE-DIMENSIONAL NOR MEMORY STRINGS OF JUNCTIONLESS FERROELECTRIC STORAGE TRANSISTORS AND METHOD OF FABRICATION
[patent_app_type] => utility
[patent_app_number] => 18/175277
[patent_app_country] => US
[patent_app_date] => 2023-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15254
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18175277
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/175277 | MEMORY STRUCTURE INCLUDING HIGH DENSITY THREE-DIMENSIONAL NOR MEMORY STRINGS OF JUNCTIONLESS FERROELECTRIC STORAGE TRANSISTORS AND METHOD OF FABRICATION | Feb 26, 2023 | Issued |
Array
(
[id] => 20553003
[patent_doc_number] => 12563813
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-24
[patent_title] => Semiconductor device and method of manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/172347
[patent_app_country] => US
[patent_app_date] => 2023-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6055
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18172347
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/172347 | Semiconductor device and method of manufacturing semiconductor device | Feb 21, 2023 | Issued |