Xuong My Chung Trans

Array ( [id] => 1572271 [patent_doc_number] => 06378024 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Reduced microprocessor apparatus and method for device control system using impedance isolating expansion circuit' [patent_app_type] => B1 [patent_app_number] => 09/259903 [patent_app_country] => US [patent_app_date] => 1999-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4435 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/378/06378024.pdf [firstpage_image] =>[orig_patent_app_number] => 09259903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422183 [patent_doc_number] => 06272575 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Modular digital assistant' [patent_app_type] => 1 [patent_app_number] => 9/259079 [patent_app_country] => US [patent_app_date] => 1999-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4123 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/272/06272575.pdf [firstpage_image] =>[orig_patent_app_number] => 259079 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4351682 [patent_doc_number] => 06314483 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Portable electronic device' [patent_app_type] => 1 [patent_app_number] => 9/250070 [patent_app_country] => US [patent_app_date] => 1999-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 50 [patent_figures_cnt] => 74 [patent_no_of_words] => 11829 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/314/06314483.pdf [firstpage_image] =>[orig_patent_app_number] => 250070 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1415366 [patent_doc_number] => 06549963 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-15 [patent_title] => 'Method of configuring devices on a communications channel' [patent_app_type] => B1 [patent_app_number] => 09/248598 [patent_app_country] => US [patent_app_date] => 1999-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3772 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/549/06549963.pdf [firstpage_image] =>[orig_patent_app_number] => 09248598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1430956 [patent_doc_number] => 06507879 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-14 [patent_title] => 'Apparatus for configuration devices on a communications channel' [patent_app_type] => B1 [patent_app_number] => 09/248559 [patent_app_country] => US [patent_app_date] => 1999-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3765 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/507/06507879.pdf [firstpage_image] =>[orig_patent_app_number] => 09248559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1066643 [patent_doc_number] => 06851001 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-01 [patent_title] => 'Address remapping for a bus' [patent_app_type] => utility [patent_app_number] => 09/247795 [patent_app_country] => US [patent_app_date] => 1999-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4431 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/851/06851001.pdf [firstpage_image] =>[orig_patent_app_number] => 09247795 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4387885 [patent_doc_number] => 06275883 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Contention-free signaling scheme for shared control signals' [patent_app_type] => 1 [patent_app_number] => 9/231730 [patent_app_country] => US [patent_app_date] => 1999-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3649 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/275/06275883.pdf [firstpage_image] =>[orig_patent_app_number] => 231730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424938 [patent_doc_number] => 06230275 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Circuit for powering down unused configuration bits to minimize power consumption' [patent_app_type] => 1 [patent_app_number] => 9/232053 [patent_app_country] => US [patent_app_date] => 1999-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2575 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/230/06230275.pdf [firstpage_image] =>[orig_patent_app_number] => 232053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4403764 [patent_doc_number] => 06263392 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-17 [patent_title] => 'Method and apparatus for interfacing multiple peripheral devices to a host computer' [patent_app_type] => 1 [patent_app_number] => 9/225160 [patent_app_country] => US [patent_app_date] => 1999-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5699 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 259 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/263/06263392.pdf [firstpage_image] =>[orig_patent_app_number] => 225160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1459966 [patent_doc_number] => 06463494 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-08 [patent_title] => 'Method and system for implementing control signals on a low pin count bus' [patent_app_type] => B1 [patent_app_number] => 09/223302 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9767 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/463/06463494.pdf [firstpage_image] =>[orig_patent_app_number] => 09223302 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4370770 [patent_doc_number] => 06216183 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Apparatus and method for securing information entered upon an input device coupled to a universal serial bus' [patent_app_type] => 1 [patent_app_number] => 9/196508 [patent_app_country] => US [patent_app_date] => 1998-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5140 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/216/06216183.pdf [firstpage_image] =>[orig_patent_app_number] => 196508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7118686 [patent_doc_number] => 20010001879 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-05-24 [patent_title] => 'METHOD AND APPARATUS FOR SAVING DEVICE STATE WHILE A COMPUTER SYSTEM IS IN SLEEP MODE' [patent_app_type] => new-utility [patent_app_number] => 09/190561 [patent_app_country] => US [patent_app_date] => 1998-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3583 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20010001879.pdf [firstpage_image] =>[orig_patent_app_number] => 09190561 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4292049 [patent_doc_number] => 06247086 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'PCI bridge for optimized command delivery' [patent_app_type] => 1 [patent_app_number] => 9/190465 [patent_app_country] => US [patent_app_date] => 1998-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3797 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/247/06247086.pdf [firstpage_image] =>[orig_patent_app_number] => 190465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424598 [patent_doc_number] => 06230215 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'On-demand transfer engine' [patent_app_type] => 1 [patent_app_number] => 9/188904 [patent_app_country] => US [patent_app_date] => 1998-11-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 43 [patent_no_of_words] => 6073 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/230/06230215.pdf [firstpage_image] =>[orig_patent_app_number] => 188904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1508910 [patent_doc_number] => 06466993 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-15 [patent_title] => 'Method and apparatus for performing transactions rendering between host processors and I/O devices using concurrent non-blocking queuing techniques and I/O bus write operations' [patent_app_type] => B1 [patent_app_number] => 09/186540 [patent_app_country] => US [patent_app_date] => 1998-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4779 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/466/06466993.pdf [firstpage_image] =>[orig_patent_app_number] => 09186540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424919 [patent_doc_number] => 06230274 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Method and apparatus for restoring a memory device channel when exiting a low power state' [patent_app_type] => 1 [patent_app_number] => 9/186049 [patent_app_country] => US [patent_app_date] => 1998-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 9928 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/230/06230274.pdf [firstpage_image] =>[orig_patent_app_number] => 186049 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1549447 [patent_doc_number] => 06374309 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-16 [patent_title] => 'Communication signal suppressing apparatus and common line signal apparatus capable of reducing workload of firmware' [patent_app_type] => B1 [patent_app_number] => 09/184541 [patent_app_country] => US [patent_app_date] => 1998-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 43 [patent_figures_cnt] => 50 [patent_no_of_words] => 18611 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/374/06374309.pdf [firstpage_image] =>[orig_patent_app_number] => 09184541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4373846 [patent_doc_number] => 06292859 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-18 [patent_title] => 'Automatic selection of an upgrade controller in an expansion slot of a computer system motherboard having an existing on-board controller' [patent_app_type] => 1 [patent_app_number] => 9/179274 [patent_app_country] => US [patent_app_date] => 1998-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5402 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/292/06292859.pdf [firstpage_image] =>[orig_patent_app_number] => 179274 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4423611 [patent_doc_number] => 06311279 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-30 [patent_title] => 'Network node with internal battery backup' [patent_app_type] => 1 [patent_app_number] => 9/179740 [patent_app_country] => US [patent_app_date] => 1998-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4357 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/311/06311279.pdf [firstpage_image] =>[orig_patent_app_number] => 179740 [rel_patent_id] =>[rel_patent_doc_number] =>)