| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 10313987
[patent_doc_number] => 20150198989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-16
[patent_title] => 'SYSTEM AND METHOD FOR UTILIZING A UNIVERSAL SERIAL BUS POWER SOURCE TO POWER A COMPUTER DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/837567
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 11220
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13837567
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/837567 | SYSTEM AND METHOD FOR UTILIZING A UNIVERSAL SERIAL BUS POWER SOURCE TO POWER A COMPUTER DEVICE | Mar 14, 2013 | Abandoned |
Array
(
[id] => 11285433
[patent_doc_number] => 09501287
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-22
[patent_title] => 'Enabling alternate usage modes in an operating system'
[patent_app_type] => utility
[patent_app_number] => 13/837555
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5341
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13837555
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/837555 | Enabling alternate usage modes in an operating system | Mar 14, 2013 | Issued |
Array
(
[id] => 9745871
[patent_doc_number] => 20140281590
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'BATTERY POWER MANAGEMENT FOR ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/836291
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5867
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13836291
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/836291 | BATTERY POWER MANAGEMENT FOR ELECTRONIC DEVICE | Mar 14, 2013 | Abandoned |
Array
(
[id] => 10650828
[patent_doc_number] => 09367079
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-14
[patent_title] => 'Compressed sampling and memory'
[patent_app_type] => utility
[patent_app_number] => 13/837676
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 7782
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13837676
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/837676 | Compressed sampling and memory | Mar 14, 2013 | Issued |
Array
(
[id] => 10536306
[patent_doc_number] => 09261934
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-16
[patent_title] => 'Dynamic response improvement of hybrid power boost technology'
[patent_app_type] => utility
[patent_app_number] => 13/839197
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8327
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13839197
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/839197 | Dynamic response improvement of hybrid power boost technology | Mar 14, 2013 | Issued |
Array
(
[id] => 9745887
[patent_doc_number] => 20140281606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'DATA STORAGE POWER CONSUMPTION THRESHOLD'
[patent_app_type] => utility
[patent_app_number] => 13/838443
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3112
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13838443
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/838443 | DATA STORAGE POWER CONSUMPTION THRESHOLD | Mar 14, 2013 | Abandoned |
Array
(
[id] => 10931561
[patent_doc_number] => 20140334582
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-13
[patent_title] => 'MEASURING TIME OFFSETS BETWEEN DEVICES WITH INDEPENDENT SILICON CLOCKS'
[patent_app_type] => utility
[patent_app_number] => 13/976154
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11507
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13976154
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/976154 | Measuring time offsets between devices with independent silicon clocks | Mar 14, 2013 | Issued |
Array
(
[id] => 10170783
[patent_doc_number] => 09201490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-01
[patent_title] => 'Power management for a computer system'
[patent_app_type] => utility
[patent_app_number] => 13/837655
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8524
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13837655
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/837655 | Power management for a computer system | Mar 14, 2013 | Issued |
Array
(
[id] => 9688225
[patent_doc_number] => 20140244990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-28
[patent_title] => 'METHOD AND APPARATUS FOR PREFETCHING PERIPHERAL DEVICE DRIVERS FOR SMART PHONES AND OTHER CONNECTED DEVICES PRIOR TO HLOS BOOT'
[patent_app_type] => utility
[patent_app_number] => 13/780353
[patent_app_country] => US
[patent_app_date] => 2013-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8675
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13780353
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/780353 | Method and apparatus for prefetching peripheral device drivers for smart phones and other connected devices prior to HLOS boot | Feb 27, 2013 | Issued |
Array
(
[id] => 9193405
[patent_doc_number] => 20130332720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-12
[patent_title] => 'SYSTEMS AND METHODS FOR THERMAL MITIGATION WITH MULTIPLE PROCESSORS'
[patent_app_type] => utility
[patent_app_number] => 13/780259
[patent_app_country] => US
[patent_app_date] => 2013-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11030
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13780259
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/780259 | Systems and methods for thermal mitigation with multiple processors | Feb 27, 2013 | Issued |
Array
(
[id] => 9071148
[patent_doc_number] => 20130262904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'STORAGE APPARATUS AND METHOD OF DETERMINING DEVICE TO BE ACTIVATED'
[patent_app_type] => utility
[patent_app_number] => 13/780254
[patent_app_country] => US
[patent_app_date] => 2013-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9559
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13780254
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/780254 | Storage apparatus and method of determining device to be activated | Feb 27, 2013 | Issued |
Array
(
[id] => 9372519
[patent_doc_number] => 20140082392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-20
[patent_title] => 'SEMICONDUCTOR DEVICE AND COMMUNICATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/779706
[patent_app_country] => US
[patent_app_date] => 2013-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6471
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13779706
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/779706 | SEMICONDUCTOR DEVICE AND COMMUNICATION METHOD | Feb 26, 2013 | Abandoned |
Array
(
[id] => 9992661
[patent_doc_number] => 09037882
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-19
[patent_title] => 'System and method for thermal management in a portable computing device using thermal resistance values to predict optimum power levels'
[patent_app_type] => utility
[patent_app_number] => 13/779153
[patent_app_country] => US
[patent_app_date] => 2013-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9415
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13779153
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/779153 | System and method for thermal management in a portable computing device using thermal resistance values to predict optimum power levels | Feb 26, 2013 | Issued |
Array
(
[id] => 9006200
[patent_doc_number] => 20130227325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-29
[patent_title] => 'INFORMATION PROCESSING APPARATUS, CONTROL METHOD OF INFORMATION PROCESSING APPARATUS, AND STORAGE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 13/779555
[patent_app_country] => US
[patent_app_date] => 2013-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7692
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13779555
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/779555 | Apparatus and method for extending life of a storage unit by delaying transitioning to a hibernation state for a predetermined time calculated based on a number of writing times of the storage unit | Feb 26, 2013 | Issued |
Array
(
[id] => 9017397
[patent_doc_number] => 20130232361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-05
[patent_title] => 'INFORMATION PROCESSING APPARATUS AND INFORMATION PROCESSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/778756
[patent_app_country] => US
[patent_app_date] => 2013-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2258
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13778756
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/778756 | INFORMATION PROCESSING APPARATUS AND INFORMATION PROCESSING METHOD | Feb 26, 2013 | Abandoned |
Array
(
[id] => 9242425
[patent_doc_number] => 08607231
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-12-10
[patent_title] => 'Method and system for processing isochronous data packets using virtual USB controller and placing the isochronous data packets into a look-ahead queue having a plurality of blank packets'
[patent_app_type] => utility
[patent_app_number] => 13/751300
[patent_app_country] => US
[patent_app_date] => 2013-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4506
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13751300
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/751300 | Method and system for processing isochronous data packets using virtual USB controller and placing the isochronous data packets into a look-ahead queue having a plurality of blank packets | Jan 27, 2013 | Issued |
Array
(
[id] => 9341503
[patent_doc_number] => 20140068287
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'POWER GATED COMMUNICATION CONTROLLER'
[patent_app_type] => utility
[patent_app_number] => 13/996308
[patent_app_country] => US
[patent_app_date] => 2012-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5157
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13996308
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/996308 | Power gated communication controller | Dec 18, 2012 | Issued |
Array
(
[id] => 10543265
[patent_doc_number] => 09268393
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-23
[patent_title] => 'Enforcing a power consumption duty cycle in a processor'
[patent_app_type] => utility
[patent_app_number] => 13/997295
[patent_app_country] => US
[patent_app_date] => 2012-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6111
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13997295
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/997295 | Enforcing a power consumption duty cycle in a processor | Nov 29, 2012 | Issued |
Array
(
[id] => 8722624
[patent_doc_number] => 20130073841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-21
[patent_title] => 'Method and System for Restoring System Configuration after Disorderly Shutdown'
[patent_app_type] => utility
[patent_app_number] => 13/674614
[patent_app_country] => US
[patent_app_date] => 2012-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5799
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13674614
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/674614 | Method and system for automatically restarting an information handling system to restore system configuration after disorderly shutdown indicated by setting a latch | Nov 11, 2012 | Issued |
Array
(
[id] => 11199806
[patent_doc_number] => 09430015
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-30
[patent_title] => 'Method and system for setting power supply mode of a multiple-core processor system based on condition of a time bin during a number of time intervals within the time bin is equal to or larger than a second threshold'
[patent_app_type] => utility
[patent_app_number] => 13/654863
[patent_app_country] => US
[patent_app_date] => 2012-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 5842
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13654863
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/654863 | Method and system for setting power supply mode of a multiple-core processor system based on condition of a time bin during a number of time intervals within the time bin is equal to or larger than a second threshold | Oct 17, 2012 | Issued |