| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 6533372
[patent_doc_number] => 20100218023
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-26
[patent_title] => 'INFORMATION PROCESSING APPARATUS, METHOD OF CONTROLLING THE SAME, AND STORAGE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 12/712103
[patent_app_country] => US
[patent_app_date] => 2010-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 11352
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0218/20100218023.pdf
[firstpage_image] =>[orig_patent_app_number] => 12712103
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/712103 | INFORMATION PROCESSING APPARATUS, METHOD OF CONTROLLING THE SAME, AND STORAGE MEDIUM | Feb 23, 2010 | Abandoned |
Array
(
[id] => 9781334
[patent_doc_number] => 08856556
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-07
[patent_title] => 'System and method for verifying and maintaining consistency between an intended power mode and an actual power mode in a semiconductor integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 12/706952
[patent_app_country] => US
[patent_app_date] => 2010-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 20
[patent_no_of_words] => 8479
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12706952
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/706952 | System and method for verifying and maintaining consistency between an intended power mode and an actual power mode in a semiconductor integrated circuit | Feb 16, 2010 | Issued |
Array
(
[id] => 6533280
[patent_doc_number] => 20100218017
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-26
[patent_title] => 'NETWORK APPARATUS AND METHOD FOR CONTROLLING NETWORK APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/707056
[patent_app_country] => US
[patent_app_date] => 2010-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8986
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0218/20100218017.pdf
[firstpage_image] =>[orig_patent_app_number] => 12707056
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/707056 | NETWORK APPARATUS AND METHOD FOR CONTROLLING NETWORK APPARATUS | Feb 16, 2010 | Abandoned |
Array
(
[id] => 6585634
[patent_doc_number] => 20100235669
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-16
[patent_title] => 'MEMORY POWER CONSUMPTION REDUCTION SYSTEM, AND METHOD AND PROGRAM THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 12/706764
[patent_app_country] => US
[patent_app_date] => 2010-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5441
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0235/20100235669.pdf
[firstpage_image] =>[orig_patent_app_number] => 12706764
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/706764 | MEMORY POWER CONSUMPTION REDUCTION SYSTEM, AND METHOD AND PROGRAM THEREFOR | Feb 16, 2010 | Abandoned |
Array
(
[id] => 6523576
[patent_doc_number] => 20100211769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-19
[patent_title] => 'Concurrent Execution of a Smartphone Operating System and a Desktop Operating System'
[patent_app_type] => utility
[patent_app_number] => 12/706392
[patent_app_country] => US
[patent_app_date] => 2010-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6310
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0211/20100211769.pdf
[firstpage_image] =>[orig_patent_app_number] => 12706392
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/706392 | Concurrent Execution of a Smartphone Operating System and a Desktop Operating System | Feb 15, 2010 | Abandoned |
Array
(
[id] => 8645654
[patent_doc_number] => 08370653
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-05
[patent_title] => 'Motherboard capable of playing image or video in power-off state'
[patent_app_type] => utility
[patent_app_number] => 12/706084
[patent_app_country] => US
[patent_app_date] => 2010-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3095
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12706084
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/706084 | Motherboard capable of playing image or video in power-off state | Feb 15, 2010 | Issued |
Array
(
[id] => 6087996
[patent_doc_number] => 20110145556
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-16
[patent_title] => 'AUTOMATIC AND CONTROLLABLE SYSTEM OPERATION'
[patent_app_type] => utility
[patent_app_number] => 12/706519
[patent_app_country] => US
[patent_app_date] => 2010-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10068
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20110145556.pdf
[firstpage_image] =>[orig_patent_app_number] => 12706519
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/706519 | Method and system for controlling operation of interconnected devices by circulating host capability without a centralized manager | Feb 15, 2010 | Issued |
Array
(
[id] => 9585819
[patent_doc_number] => 08775829
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-08
[patent_title] => 'Single phase line switch'
[patent_app_type] => utility
[patent_app_number] => 12/703995
[patent_app_country] => US
[patent_app_date] => 2010-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2657
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 406
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12703995
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/703995 | Single phase line switch | Feb 10, 2010 | Issued |
Array
(
[id] => 6524147
[patent_doc_number] => 20100211809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-19
[patent_title] => 'ELECTRONIC CIRCUIT, PRINTING APPARATUS AND ELECTRONIC APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/704475
[patent_app_country] => US
[patent_app_date] => 2010-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7835
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0211/20100211809.pdf
[firstpage_image] =>[orig_patent_app_number] => 12704475
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/704475 | ELECTRONIC CIRCUIT, PRINTING APPARATUS AND ELECTRONIC APPARATUS | Feb 10, 2010 | Abandoned |
Array
(
[id] => 9853210
[patent_doc_number] => 08954958
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-10
[patent_title] => 'Method of configuring a virtual application'
[patent_app_type] => utility
[patent_app_number] => 12/685576
[patent_app_country] => US
[patent_app_date] => 2010-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 7776
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12685576
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/685576 | Method of configuring a virtual application | Jan 10, 2010 | Issued |
Array
(
[id] => 9012675
[patent_doc_number] => 08527996
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-03
[patent_title] => 'Method and system for performing a combination of throttling server, throttling network and throttling a data storage device by employing first, second and third single action tools'
[patent_app_type] => utility
[patent_app_number] => 12/683512
[patent_app_country] => US
[patent_app_date] => 2010-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9330
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 401
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12683512
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/683512 | Method and system for performing a combination of throttling server, throttling network and throttling a data storage device by employing first, second and third single action tools | Jan 6, 2010 | Issued |
Array
(
[id] => 6537817
[patent_doc_number] => 20100287549
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-11
[patent_title] => 'REDUCING COSTS FOR A DISTRIBUTION OF APPLICATIONS EXECUTING IN A MULTIPLE PLATFORM SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/652930
[patent_app_country] => US
[patent_app_date] => 2010-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4946
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0287/20100287549.pdf
[firstpage_image] =>[orig_patent_app_number] => 12652930
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/652930 | Reducing costs for a distribution of applications executing in a multiple platform system | Jan 5, 2010 | Issued |
Array
(
[id] => 9218593
[patent_doc_number] => 08631403
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-14
[patent_title] => 'Method and system for managing tasks by dynamically scaling centralized virtual center in virtual infrastructure'
[patent_app_type] => utility
[patent_app_number] => 12/651598
[patent_app_country] => US
[patent_app_date] => 2010-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8095
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12651598
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/651598 | Method and system for managing tasks by dynamically scaling centralized virtual center in virtual infrastructure | Jan 3, 2010 | Issued |
Array
(
[id] => 9707603
[patent_doc_number] => 08832699
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-09
[patent_title] => 'Migrating processes operating on one platform to another platform in a multi-platform system'
[patent_app_type] => utility
[patent_app_number] => 12/651876
[patent_app_country] => US
[patent_app_date] => 2010-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4514
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12651876
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/651876 | Migrating processes operating on one platform to another platform in a multi-platform system | Jan 3, 2010 | Issued |
Array
(
[id] => 6167354
[patent_doc_number] => 20110161959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-30
[patent_title] => ' Batch Job Flow Management'
[patent_app_type] => utility
[patent_app_number] => 12/649925
[patent_app_country] => US
[patent_app_date] => 2009-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5441
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20110161959.pdf
[firstpage_image] =>[orig_patent_app_number] => 12649925
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/649925 | Method and system for traversing in reverse chronological order along a critical path of a plurality of jobs, and reducing time gaps between jobs until an estimated end time of the last job is less than or equal to a target end time | Dec 29, 2009 | Issued |
Array
(
[id] => 8645843
[patent_doc_number] => 08370842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-05
[patent_title] => 'Portioning and routing of work in a multiple processor system'
[patent_app_type] => utility
[patent_app_number] => 12/649958
[patent_app_country] => US
[patent_app_date] => 2009-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 8491
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12649958
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/649958 | Portioning and routing of work in a multiple processor system | Dec 29, 2009 | Issued |
Array
(
[id] => 6167455
[patent_doc_number] => 20110161975
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-30
[patent_title] => 'REDUCING CROSS QUEUE SYNCHRONIZATION ON SYSTEMS WITH LOW MEMORY LATENCY ACROSS DISTRIBUTED PROCESSING NODES'
[patent_app_type] => utility
[patent_app_number] => 12/649667
[patent_app_country] => US
[patent_app_date] => 2009-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11776
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20110161975.pdf
[firstpage_image] =>[orig_patent_app_number] => 12649667
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/649667 | System for reducing data transfer latency to a global queue by generating bit mask to identify selected processing nodes/units in multi-node data processing system | Dec 29, 2009 | Issued |
Array
(
[id] => 9404938
[patent_doc_number] => 08695003
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-08
[patent_title] => 'Method for managing data accessibility by scheduling three types of executable agents associated with pre-defined access rights within a domain'
[patent_app_type] => utility
[patent_app_number] => 12/649255
[patent_app_country] => US
[patent_app_date] => 2009-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3671
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12649255
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/649255 | Method for managing data accessibility by scheduling three types of executable agents associated with pre-defined access rights within a domain | Dec 28, 2009 | Issued |
Array
(
[id] => 8540640
[patent_doc_number] => 08316369
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-20
[patent_title] => 'Dataflow component scheduling using reader/writer semantics'
[patent_app_type] => utility
[patent_app_number] => 12/649254
[patent_app_country] => US
[patent_app_date] => 2009-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5486
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12649254
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/649254 | Dataflow component scheduling using reader/writer semantics | Dec 28, 2009 | Issued |
Array
(
[id] => 6167362
[patent_doc_number] => 20110161961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-30
[patent_title] => 'METHOD AND APPARATUS FOR OPTIMIZED INFORMATION TRANSMISSION USING DEDICATED THREADS'
[patent_app_type] => utility
[patent_app_number] => 12/648825
[patent_app_country] => US
[patent_app_date] => 2009-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10073
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20110161961.pdf
[firstpage_image] =>[orig_patent_app_number] => 12648825
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/648825 | METHOD AND APPARATUS FOR OPTIMIZED INFORMATION TRANSMISSION USING DEDICATED THREADS | Dec 28, 2009 | Abandoned |