
Yair Leibovich
Examiner (ID: 154, Phone: (571)270-3796 , Office: P/2114 )
| Most Active Art Unit | 2114 |
| Art Unit(s) | 2114 |
| Total Applications | 1008 |
| Issued Applications | 882 |
| Pending Applications | 54 |
| Abandoned Applications | 101 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10517744
[patent_doc_number] => 09244792
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-01-26
[patent_title] => 'Disk-media-error detection and correction'
[patent_app_type] => utility
[patent_app_number] => 13/731532
[patent_app_country] => US
[patent_app_date] => 2012-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3583
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13731532
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/731532 | Disk-media-error detection and correction | Dec 30, 2012 | Issued |
Array
(
[id] => 9451758
[patent_doc_number] => 20140122928
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-01
[patent_title] => 'Network Processor Online Logic Test'
[patent_app_type] => utility
[patent_app_number] => 13/729935
[patent_app_country] => US
[patent_app_date] => 2012-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5709
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13729935
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/729935 | Network processor online logic test | Dec 27, 2012 | Issued |
Array
(
[id] => 10562500
[patent_doc_number] => 09286177
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-03-15
[patent_title] => 'S-parameter analysis tool'
[patent_app_type] => utility
[patent_app_number] => 13/730451
[patent_app_country] => US
[patent_app_date] => 2012-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 3276
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13730451
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/730451 | S-parameter analysis tool | Dec 27, 2012 | Issued |
Array
(
[id] => 9571733
[patent_doc_number] => 20140189445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-03
[patent_title] => 'SIGNALING SOFTWARE RECOVERABLE ERRORS'
[patent_app_type] => utility
[patent_app_number] => 13/728217
[patent_app_country] => US
[patent_app_date] => 2012-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4663
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13728217
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/728217 | Signaling software recoverable errors | Dec 26, 2012 | Issued |
Array
(
[id] => 11431003
[patent_doc_number] => 09569320
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-14
[patent_title] => 'Non-volatile memory program failure recovery via redundant arrays'
[patent_app_type] => utility
[patent_app_number] => 13/728573
[patent_app_country] => US
[patent_app_date] => 2012-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 24
[patent_no_of_words] => 31374
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13728573
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/728573 | Non-volatile memory program failure recovery via redundant arrays | Dec 26, 2012 | Issued |
Array
(
[id] => 8906456
[patent_doc_number] => 20130173959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-04
[patent_title] => 'HOME/BUILDING FAULT ANALYSIS SYSTEM USING RESOURCE CONNECTION MAP LOG AND METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/724944
[patent_app_country] => US
[patent_app_date] => 2012-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7329
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13724944
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/724944 | Home/building fault analysis system using resource connection map log and method thereof | Dec 20, 2012 | Issued |
Array
(
[id] => 10157458
[patent_doc_number] => 09189236
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-17
[patent_title] => 'Speculative non-faulting loads and gathers'
[patent_app_type] => utility
[patent_app_number] => 13/725907
[patent_app_country] => US
[patent_app_date] => 2012-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 38
[patent_no_of_words] => 23425
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13725907
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/725907 | Speculative non-faulting loads and gathers | Dec 20, 2012 | Issued |
Array
(
[id] => 9341537
[patent_doc_number] => 20140068321
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'MEMORY DEVICE AND INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/719519
[patent_app_country] => US
[patent_app_date] => 2012-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5089
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13719519
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/719519 | MEMORY DEVICE AND INTEGRATED CIRCUIT | Dec 18, 2012 | Abandoned |
Array
(
[id] => 8886607
[patent_doc_number] => 20130159791
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'METHOD AND DEVICE FOR FAULT DETECTION'
[patent_app_type] => utility
[patent_app_number] => 13/715157
[patent_app_country] => US
[patent_app_date] => 2012-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4898
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13715157
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/715157 | Method and device for fault detection | Dec 13, 2012 | Issued |
Array
(
[id] => 9513301
[patent_doc_number] => 20140149793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-29
[patent_title] => 'DATABASE CHANGE COMPENSATION AFTER A TRANSACTION COMMIT'
[patent_app_type] => utility
[patent_app_number] => 13/686093
[patent_app_country] => US
[patent_app_date] => 2012-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6305
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13686093
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/686093 | Database change compensation after a transaction commit | Nov 26, 2012 | Issued |
Array
(
[id] => 9891613
[patent_doc_number] => 08977888
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-03-10
[patent_title] => 'Supporting live migration of virtual machine components with SCSI-3 persistent reservation fencing enabled'
[patent_app_type] => utility
[patent_app_number] => 13/685503
[patent_app_country] => US
[patent_app_date] => 2012-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5011
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13685503
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/685503 | Supporting live migration of virtual machine components with SCSI-3 persistent reservation fencing enabled | Nov 25, 2012 | Issued |
Array
(
[id] => 9853062
[patent_doc_number] => 08954810
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-10
[patent_title] => 'Progressive validation check disabling based upon validation results'
[patent_app_type] => utility
[patent_app_number] => 13/683764
[patent_app_country] => US
[patent_app_date] => 2012-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8173
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13683764
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/683764 | Progressive validation check disabling based upon validation results | Nov 20, 2012 | Issued |
Array
(
[id] => 8719412
[patent_doc_number] => 20130070629
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-21
[patent_title] => 'SYSTEM AND METHOD FOR DYNAMIC HYBRID AUTOMATIC REPEAT REQUEST (HARQ) ENABLE/DISABLE'
[patent_app_type] => utility
[patent_app_number] => 13/674580
[patent_app_country] => US
[patent_app_date] => 2012-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7155
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13674580
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/674580 | System and method for dynamic hybrid automatic repeat request (HARQ) enable/disable | Nov 11, 2012 | Issued |
Array
(
[id] => 10392997
[patent_doc_number] => 20150278004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'Efficient and Reliable Memory Systems with Adaptive ECC and Granularity Switching'
[patent_app_type] => utility
[patent_app_number] => 14/437684
[patent_app_country] => US
[patent_app_date] => 2012-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 12215
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14437684
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/437684 | Selective error correcting code and memory access granularity switching | Nov 1, 2012 | Issued |
Array
(
[id] => 10131039
[patent_doc_number] => 09164875
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-20
[patent_title] => 'Error detection method, information processing circuit, and error detection computer program product'
[patent_app_type] => utility
[patent_app_number] => 13/658094
[patent_app_country] => US
[patent_app_date] => 2012-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 8382
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13658094
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/658094 | Error detection method, information processing circuit, and error detection computer program product | Oct 22, 2012 | Issued |
Array
(
[id] => 9829411
[patent_doc_number] => 08938649
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-20
[patent_title] => 'Debug trace stream timestamping using upstream correlation'
[patent_app_type] => utility
[patent_app_number] => 13/656187
[patent_app_country] => US
[patent_app_date] => 2012-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2054
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13656187
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/656187 | Debug trace stream timestamping using upstream correlation | Oct 18, 2012 | Issued |
Array
(
[id] => 10895050
[patent_doc_number] => 08918681
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-23
[patent_title] => 'Test module generation apparatus, test procedure generation apparatus, generation method, program, and test apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/655467
[patent_app_country] => US
[patent_app_date] => 2012-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7580
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13655467
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/655467 | Test module generation apparatus, test procedure generation apparatus, generation method, program, and test apparatus | Oct 18, 2012 | Issued |
Array
(
[id] => 9437487
[patent_doc_number] => 20140115394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-24
[patent_title] => 'FINITE STATE MACHINE METHOD FOR TEST CASE GENERATION AND EXECUTION OF COMMUNICATION PROTOCOLS'
[patent_app_type] => utility
[patent_app_number] => 13/656397
[patent_app_country] => US
[patent_app_date] => 2012-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 9364
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13656397
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/656397 | Finite state machine method for test case generation and execution of communication protocols | Oct 18, 2012 | Issued |
Array
(
[id] => 9424204
[patent_doc_number] => 20140108855
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-17
[patent_title] => 'Heuristic Approach for Faster Consistency Check in a Redundant Storage System'
[patent_app_type] => utility
[patent_app_number] => 13/653885
[patent_app_country] => US
[patent_app_date] => 2012-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5013
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13653885
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/653885 | Heuristic approach for faster consistency check in a redundant storage system | Oct 16, 2012 | Issued |
Array
(
[id] => 9071166
[patent_doc_number] => 20130262922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'CENTRALIZED AND NETWORKED PROTECTION SYSTEM AND METHOD OF A REGIONAL DISTRIBUTION NETWORK'
[patent_app_type] => utility
[patent_app_number] => 13/651423
[patent_app_country] => US
[patent_app_date] => 2012-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3629
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13651423
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/651423 | Centralized and networked protection system and method of a regional distribution network | Oct 13, 2012 | Issued |