
Yair Leibovich
Examiner (ID: 154, Phone: (571)270-3796 , Office: P/2114 )
| Most Active Art Unit | 2114 |
| Art Unit(s) | 2114 |
| Total Applications | 1008 |
| Issued Applications | 882 |
| Pending Applications | 54 |
| Abandoned Applications | 101 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9472431
[patent_doc_number] => 08726078
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-05-13
[patent_title] => 'Method and system for providing high availability to computer applications'
[patent_app_type] => utility
[patent_app_number] => 13/462997
[patent_app_country] => US
[patent_app_date] => 2012-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 6823
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13462997
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/462997 | Method and system for providing high availability to computer applications | May 2, 2012 | Issued |
Array
(
[id] => 8893760
[patent_doc_number] => 20130166944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-27
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND OPERATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/460953
[patent_app_country] => US
[patent_app_date] => 2012-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4545
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13460953
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/460953 | SEMICONDUCTOR MEMORY DEVICE AND OPERATION METHOD THEREOF | Apr 30, 2012 | Abandoned |
Array
(
[id] => 10617374
[patent_doc_number] => 09336819
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-10
[patent_title] => 'Apparatus and method for writing data based on drive state'
[patent_app_type] => utility
[patent_app_number] => 13/458966
[patent_app_country] => US
[patent_app_date] => 2012-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 26
[patent_no_of_words] => 13650
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13458966
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/458966 | Apparatus and method for writing data based on drive state | Apr 26, 2012 | Issued |
Array
(
[id] => 10901546
[patent_doc_number] => 08924789
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-30
[patent_title] => 'System and method for providing virtual machine diagnostic information using a flight recorder functionality'
[patent_app_type] => utility
[patent_app_number] => 13/456028
[patent_app_country] => US
[patent_app_date] => 2012-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 3736
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13456028
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/456028 | System and method for providing virtual machine diagnostic information using a flight recorder functionality | Apr 24, 2012 | Issued |
Array
(
[id] => 11220558
[patent_doc_number] => 09448895
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-20
[patent_title] => 'Recording activity of software threads in a concurrent software environment'
[patent_app_type] => utility
[patent_app_number] => 14/110733
[patent_app_country] => US
[patent_app_date] => 2012-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 5988
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14110733
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/110733 | Recording activity of software threads in a concurrent software environment | Apr 15, 2012 | Issued |
Array
(
[id] => 9665920
[patent_doc_number] => 08812929
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-08-19
[patent_title] => 'Detecting insertion/deletion using LDPC code'
[patent_app_type] => utility
[patent_app_number] => 13/443411
[patent_app_country] => US
[patent_app_date] => 2012-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8537
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13443411
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/443411 | Detecting insertion/deletion using LDPC code | Apr 9, 2012 | Issued |
Array
(
[id] => 11488287
[patent_doc_number] => 09594356
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-14
[patent_title] => 'Circuit arrangement having a fail-silent function'
[patent_app_type] => utility
[patent_app_number] => 14/110945
[patent_app_country] => US
[patent_app_date] => 2012-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5444
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14110945
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/110945 | Circuit arrangement having a fail-silent function | Mar 29, 2012 | Issued |
Array
(
[id] => 10204317
[patent_doc_number] => 20150089305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-26
[patent_title] => 'INTERRUPT SUPERVISION SYSTEM, PROCESSING SYSTEM AND METHOD FOR INTERRUPT SUPERVISON'
[patent_app_type] => utility
[patent_app_number] => 14/382593
[patent_app_country] => US
[patent_app_date] => 2012-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5235
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14382593
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/382593 | Interrupt supervision system, processing system and method for interrupt supervision | Mar 11, 2012 | Issued |
Array
(
[id] => 9847723
[patent_doc_number] => 08949658
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-02-03
[patent_title] => 'Load balancer host selection and fault detection'
[patent_app_type] => utility
[patent_app_number] => 13/411036
[patent_app_country] => US
[patent_app_date] => 2012-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5943
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13411036
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/411036 | Load balancer host selection and fault detection | Mar 1, 2012 | Issued |
Array
(
[id] => 9980534
[patent_doc_number] => 09026864
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-05
[patent_title] => 'Offloading health-checking policy'
[patent_app_type] => utility
[patent_app_number] => 13/408144
[patent_app_country] => US
[patent_app_date] => 2012-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4423
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13408144
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/408144 | Offloading health-checking policy | Feb 28, 2012 | Issued |
Array
(
[id] => 9986523
[patent_doc_number] => 09032259
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-05-12
[patent_title] => 'Test prioritization techniques'
[patent_app_type] => utility
[patent_app_number] => 13/408673
[patent_app_country] => US
[patent_app_date] => 2012-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 15348
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13408673
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/408673 | Test prioritization techniques | Feb 28, 2012 | Issued |
Array
(
[id] => 9006219
[patent_doc_number] => 20130227343
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-29
[patent_title] => 'Circuits and Methods for Replacing Defective Instructions'
[patent_app_type] => utility
[patent_app_number] => 13/407460
[patent_app_country] => US
[patent_app_date] => 2012-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5002
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13407460
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/407460 | Circuits and Methods for Replacing Defective Instructions | Feb 27, 2012 | Abandoned |
Array
(
[id] => 9458611
[patent_doc_number] => 08719637
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-06
[patent_title] => 'System and method for acquiring basic input/output system debug codes'
[patent_app_type] => utility
[patent_app_number] => 13/406543
[patent_app_country] => US
[patent_app_date] => 2012-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 764
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13406543
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/406543 | System and method for acquiring basic input/output system debug codes | Feb 27, 2012 | Issued |
Array
(
[id] => 10021340
[patent_doc_number] => 09063827
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-23
[patent_title] => 'Systems and methods for storing and retrieving a defect map in a DRAM component'
[patent_app_type] => utility
[patent_app_number] => 13/404967
[patent_app_country] => US
[patent_app_date] => 2012-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3343
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13404967
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/404967 | Systems and methods for storing and retrieving a defect map in a DRAM component | Feb 23, 2012 | Issued |
Array
(
[id] => 9193461
[patent_doc_number] => 20130332776
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-12
[patent_title] => 'FAULT TREE SYSTEM RELIABILITY ANALYSIS SYSTEM, FAULT TREE SYSTEM RELIABILITY ANALYSIS METHOD, AND PROGRAM THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 14/000818
[patent_app_country] => US
[patent_app_date] => 2012-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2314
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14000818
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/000818 | Fault tree system reliability analysis system, fault tree system reliability analysis method, and program therefor | Feb 20, 2012 | Issued |
Array
(
[id] => 8991938
[patent_doc_number] => 20130219219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'Customizing Code Modules of Software and Programmable Hardware for a Test Instrument'
[patent_app_type] => utility
[patent_app_number] => 13/398580
[patent_app_country] => US
[patent_app_date] => 2012-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 10254
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13398580
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/398580 | Customizing code modules of software and programmable hardware for a test instrument | Feb 15, 2012 | Issued |
Array
(
[id] => 8371930
[patent_doc_number] => 20120221316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-30
[patent_title] => 'MEMORY-BASED TRIGGER GENERATION SCHEME IN AN EMULATION ENVIRONMENT'
[patent_app_type] => utility
[patent_app_number] => 13/361759
[patent_app_country] => US
[patent_app_date] => 2012-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3931
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13361759
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/361759 | Memory-based trigger generation scheme in an emulation environment | Jan 29, 2012 | Issued |
Array
(
[id] => 10589583
[patent_doc_number] => 09311200
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-04-12
[patent_title] => 'Method and system for providing high availability to computer applications'
[patent_app_type] => utility
[patent_app_number] => 13/356223
[patent_app_country] => US
[patent_app_date] => 2012-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 6705
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13356223
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/356223 | Method and system for providing high availability to computer applications | Jan 22, 2012 | Issued |
Array
(
[id] => 8349240
[patent_doc_number] => 20120210161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-16
[patent_title] => 'ROUTER SYNCHRONIZATION'
[patent_app_type] => utility
[patent_app_number] => 13/352174
[patent_app_country] => US
[patent_app_date] => 2012-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5040
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13352174
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/352174 | Router synchronization | Jan 16, 2012 | Issued |
Array
(
[id] => 9176416
[patent_doc_number] => 20130318401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-28
[patent_title] => 'REGISTER ERROR PROTECTION THROUGH BINARY TRANSLATION'
[patent_app_type] => utility
[patent_app_number] => 13/994697
[patent_app_country] => US
[patent_app_date] => 2011-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4694
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13994697
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/994697 | Register error protection through binary translation | Dec 29, 2011 | Issued |