
Young Whang
Examiner (ID: 5243)
| Most Active Art Unit | 2103 |
| Art Unit(s) | 2103 |
| Total Applications | 382 |
| Issued Applications | 354 |
| Pending Applications | 5 |
| Abandoned Applications | 23 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15027321
[patent_doc_number] => 20190324665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => DETECTING AND HANDLING SOLICITED IO TRAFFIC MICROBURSTS IN A FIBRE CHANNEL STORAGE AREA NETWORK
[patent_app_type] => utility
[patent_app_number] => 16/456753
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7893
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16456753
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/456753 | Detecting and handling solicited IO traffic microbursts in a fibre channel storage area network | Jun 27, 2019 | Issued |
Array
(
[id] => 16667282
[patent_doc_number] => 10936529
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => System and method of configuring field programmable logic arrays
[patent_app_type] => utility
[patent_app_number] => 16/455085
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 8398
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16455085
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/455085 | System and method of configuring field programmable logic arrays | Jun 26, 2019 | Issued |
Array
(
[id] => 17515686
[patent_doc_number] => 11294837
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Dynamic delay calibration of devices attached to bus systems utilizing time-multiplexed clock and data lines
[patent_app_type] => utility
[patent_app_number] => 16/455625
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 11267
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16455625
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/455625 | Dynamic delay calibration of devices attached to bus systems utilizing time-multiplexed clock and data lines | Jun 26, 2019 | Issued |
Array
(
[id] => 16543467
[patent_doc_number] => 20200409882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => FIBER CHANNEL STORAGE ZONING IN A CLOUD ENVIRONMENT
[patent_app_type] => utility
[patent_app_number] => 16/454189
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5375
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 314
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454189
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454189 | FIBER CHANNEL STORAGE ZONING IN A CLOUD ENVIRONMENT | Jun 26, 2019 | Abandoned |
Array
(
[id] => 17288336
[patent_doc_number] => 11204886
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-21
[patent_title] => Management of zoned storage drives
[patent_app_type] => utility
[patent_app_number] => 16/452522
[patent_app_country] => US
[patent_app_date] => 2019-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5745
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16452522
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/452522 | Management of zoned storage drives | Jun 24, 2019 | Issued |
Array
(
[id] => 16950361
[patent_doc_number] => 20210209053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-08
[patent_title] => TRANSMISSION DEVICE, TRANSMISSION METHOD, RECEIVING DEVICE, AND RECEIVING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/058814
[patent_app_country] => US
[patent_app_date] => 2019-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15002
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17058814
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/058814 | Transmission device, transmission method, receiving device, and receiving method for performing signal transmission between a plurality of daisy chained devices | May 23, 2019 | Issued |
Array
(
[id] => 16439179
[patent_doc_number] => 20200356505
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-12
[patent_title] => MULTIPLE MASTERS CONNECTING TO A SINGLE SLAVE IN AN AUDIO SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/405551
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5985
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405551
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/405551 | MULTIPLE MASTERS CONNECTING TO A SINGLE SLAVE IN AN AUDIO SYSTEM | May 6, 2019 | Abandoned |
Array
(
[id] => 15182481
[patent_doc_number] => 20190361832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => BUS SYSTEM AND DETECTION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/398653
[patent_app_country] => US
[patent_app_date] => 2019-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3618
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16398653
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/398653 | Bus system and detection method thereof | Apr 29, 2019 | Issued |
Array
(
[id] => 16818782
[patent_doc_number] => 11003612
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Processor/endpoint connection configuration system
[patent_app_type] => utility
[patent_app_number] => 16/396521
[patent_app_country] => US
[patent_app_date] => 2019-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10540
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16396521
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/396521 | Processor/endpoint connection configuration system | Apr 25, 2019 | Issued |
Array
(
[id] => 16232726
[patent_doc_number] => 10740276
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-08-11
[patent_title] => Method for enhancing execution of AS5643 functions
[patent_app_type] => utility
[patent_app_number] => 16/389163
[patent_app_country] => US
[patent_app_date] => 2019-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3598
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16389163
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/389163 | Method for enhancing execution of AS5643 functions | Apr 18, 2019 | Issued |
Array
(
[id] => 16652150
[patent_doc_number] => 10929331
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-02-23
[patent_title] => Layered boundary interconnect
[patent_app_type] => utility
[patent_app_number] => 16/388474
[patent_app_country] => US
[patent_app_date] => 2019-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 11010
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16388474
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/388474 | Layered boundary interconnect | Apr 17, 2019 | Issued |
Array
(
[id] => 17846807
[patent_doc_number] => 11436180
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-06
[patent_title] => I3C slave interface, integrated circuit including an I3C slave interface, and method for operating an I3C slave interface
[patent_app_type] => utility
[patent_app_number] => 17/043049
[patent_app_country] => US
[patent_app_date] => 2019-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 2584
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 328
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17043049
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/043049 | I3C slave interface, integrated circuit including an I3C slave interface, and method for operating an I3C slave interface | Apr 11, 2019 | Issued |
Array
(
[id] => 15121005
[patent_doc_number] => 20190347136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => INFORMATION PROCESSING DEVICE, INFORMATION PROCESSING METHOD, AND COMPUTER-READABLE RECORDING MEDIUM STORING PROGRAM
[patent_app_type] => utility
[patent_app_number] => 16/366528
[patent_app_country] => US
[patent_app_date] => 2019-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16366528
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/366528 | Information processing device, information processing method, and computer-readable recording medium storing program | Mar 26, 2019 | Issued |
Array
(
[id] => 15731177
[patent_doc_number] => 10614017
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-04-07
[patent_title] => USB extension device with dual power supply, and dual power supply method
[patent_app_type] => utility
[patent_app_number] => 16/352771
[patent_app_country] => US
[patent_app_date] => 2019-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4625
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 310
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16352771
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/352771 | USB extension device with dual power supply, and dual power supply method | Mar 12, 2019 | Issued |
Array
(
[id] => 15998163
[patent_doc_number] => 20200174952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/352676
[patent_app_country] => US
[patent_app_date] => 2019-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6931
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16352676
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/352676 | Memory system for sharing a plurality of memories through a shared channel | Mar 12, 2019 | Issued |
Array
(
[id] => 16278994
[patent_doc_number] => 10762025
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-09-01
[patent_title] => Swappable add-on card module
[patent_app_type] => utility
[patent_app_number] => 16/297140
[patent_app_country] => US
[patent_app_date] => 2019-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 3696
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16297140
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/297140 | Swappable add-on card module | Mar 7, 2019 | Issued |
Array
(
[id] => 16200782
[patent_doc_number] => 10725945
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-07-28
[patent_title] => Integrated circuit with combined interrupt and serial data output
[patent_app_type] => utility
[patent_app_number] => 16/289845
[patent_app_country] => US
[patent_app_date] => 2019-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4252
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16289845
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/289845 | Integrated circuit with combined interrupt and serial data output | Feb 28, 2019 | Issued |
Array
(
[id] => 14900921
[patent_doc_number] => 20190294226
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => USB Power Control Analog Subsystem Architecture
[patent_app_type] => utility
[patent_app_number] => 16/277124
[patent_app_country] => US
[patent_app_date] => 2019-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7390
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16277124
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/277124 | USB power control analog subsystem architecture | Feb 14, 2019 | Issued |
Array
(
[id] => 16278987
[patent_doc_number] => 10762018
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-09-01
[patent_title] => Method and apparatus for increasing the number of USB root hub ports
[patent_app_type] => utility
[patent_app_number] => 16/266922
[patent_app_country] => US
[patent_app_date] => 2019-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 6663
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16266922
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/266922 | Method and apparatus for increasing the number of USB root hub ports | Feb 3, 2019 | Issued |
Array
(
[id] => 14719625
[patent_doc_number] => 20190250876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => SPLIT READ TRANSACTIONS OVER AN AUDIO COMMUNICATION BUS
[patent_app_type] => utility
[patent_app_number] => 16/260299
[patent_app_country] => US
[patent_app_date] => 2019-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5601
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16260299
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/260299 | SPLIT READ TRANSACTIONS OVER AN AUDIO COMMUNICATION BUS | Jan 28, 2019 | Abandoned |