
Yu Chen
Examiner (ID: 7310)
| Most Active Art Unit | 2613 |
| Art Unit(s) | 2896, 2815, 2613 |
| Total Applications | 1287 |
| Issued Applications | 756 |
| Pending Applications | 198 |
| Abandoned Applications | 367 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9802791
[patent_doc_number] => 20150014735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-15
[patent_title] => 'LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/329362
[patent_app_country] => US
[patent_app_date] => 2014-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9474
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14329362
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/329362 | Light emitting device | Jul 10, 2014 | Issued |
Array
(
[id] => 10259997
[patent_doc_number] => 20150144994
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-28
[patent_title] => 'POWER SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/329378
[patent_app_country] => US
[patent_app_date] => 2014-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4493
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14329378
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/329378 | POWER SEMICONDUCTOR DEVICE | Jul 10, 2014 | Abandoned |
Array
(
[id] => 10916607
[patent_doc_number] => 20140319626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-30
[patent_title] => 'Metal Gate Stack Having TiAlCN as Work Function Layer and/or Blocking/Wetting Layer'
[patent_app_type] => utility
[patent_app_number] => 14/328299
[patent_app_country] => US
[patent_app_date] => 2014-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4977
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14328299
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/328299 | Metal gate stack having TiAICN as work function layer and/or blocking/wetting layer | Jul 9, 2014 | Issued |
Array
(
[id] => 10494715
[patent_doc_number] => 20150379737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-31
[patent_title] => 'Virtual Memory Supported Compression Control Surfaces'
[patent_app_type] => utility
[patent_app_number] => 14/315435
[patent_app_country] => US
[patent_app_date] => 2014-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4490
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14315435
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/315435 | Virtual memory supported compression control surfaces | Jun 25, 2014 | Issued |
Array
(
[id] => 11903856
[patent_doc_number] => 09773292
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-26
[patent_title] => 'Graphics workload submissions by unprivileged applications'
[patent_app_type] => utility
[patent_app_number] => 14/315626
[patent_app_country] => US
[patent_app_date] => 2014-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 7877
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14315626
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/315626 | Graphics workload submissions by unprivileged applications | Jun 25, 2014 | Issued |
Array
(
[id] => 10494657
[patent_doc_number] => 20150379679
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-31
[patent_title] => 'Single Read Composer with Outputs'
[patent_app_type] => utility
[patent_app_number] => 14/315085
[patent_app_country] => US
[patent_app_date] => 2014-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7668
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14315085
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/315085 | Single Read Composer with Outputs | Jun 24, 2014 | Abandoned |
Array
(
[id] => 13271375
[patent_doc_number] => 10147774
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-04
[patent_title] => Method of manufacturing thin film transistor, thin film transistor manufactured by using the method, method of manufacturing organic light-emitting display apparatus, and organic light-emitting display apparatus manufactured by using the method
[patent_app_type] => utility
[patent_app_number] => 14/307980
[patent_app_country] => US
[patent_app_date] => 2014-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 24
[patent_no_of_words] => 6460
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 276
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14307980
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/307980 | Method of manufacturing thin film transistor, thin film transistor manufactured by using the method, method of manufacturing organic light-emitting display apparatus, and organic light-emitting display apparatus manufactured by using the method | Jun 17, 2014 | Issued |
Array
(
[id] => 10689117
[patent_doc_number] => 20160035263
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-04
[patent_title] => 'DISPLAY METHOD OF DISPLAY PANEL'
[patent_app_type] => utility
[patent_app_number] => 14/421983
[patent_app_country] => US
[patent_app_date] => 2014-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6553
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14421983
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/421983 | Display method of display panel | May 28, 2014 | Issued |
Array
(
[id] => 12167758
[patent_doc_number] => 09886528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-06
[patent_title] => 'Designing a 3D modeled object with 2D views'
[patent_app_type] => utility
[patent_app_number] => 14/290639
[patent_app_country] => US
[patent_app_date] => 2014-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 40
[patent_no_of_words] => 9294
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14290639
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/290639 | Designing a 3D modeled object with 2D views | May 28, 2014 | Issued |
Array
(
[id] => 11070237
[patent_doc_number] => 20160267201
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-15
[patent_title] => 'METHOD FOR CONSTRUCTION OF A STEP FEATURE IN A 3D MODEL'
[patent_app_type] => utility
[patent_app_number] => 14/435425
[patent_app_country] => US
[patent_app_date] => 2014-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3194
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14435425
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/435425 | METHOD FOR CONSTRUCTION OF A STEP FEATURE IN A 3D MODEL | May 12, 2014 | Abandoned |
Array
(
[id] => 10763861
[patent_doc_number] => 20160110016
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-21
[patent_title] => 'DISPLAY CONTROL DEVICE, CONTROL METHOD THEREOF, AND PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 14/894112
[patent_app_country] => US
[patent_app_date] => 2014-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 19613
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14894112
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/894112 | DISPLAY CONTROL DEVICE, CONTROL METHOD THEREOF, AND PROGRAM | May 12, 2014 | Abandoned |
Array
(
[id] => 10959069
[patent_doc_number] => 20140362095
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-11
[patent_title] => 'IMAGE CACHE MEMORY AND SEMICONDUCTOR INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 14/259417
[patent_app_country] => US
[patent_app_date] => 2014-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6109
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14259417
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/259417 | IMAGE CACHE MEMORY AND SEMICONDUCTOR INTEGRATED CIRCUIT | Apr 22, 2014 | Abandoned |
Array
(
[id] => 10417534
[patent_doc_number] => 20150302544
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-22
[patent_title] => 'COORDINATE BASED QOS ESCALATION'
[patent_app_type] => utility
[patent_app_number] => 14/258662
[patent_app_country] => US
[patent_app_date] => 2014-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12431
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14258662
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/258662 | Coordinate based QoS escalation | Apr 21, 2014 | Issued |
Array
(
[id] => 10929957
[patent_doc_number] => 20140332978
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-13
[patent_title] => 'OPTICAL WIRING SUBSTRATE, MANUFACTURING METHOD OF OPTICAL WIRING SUBSTRATE AND OPTICAL MODULE'
[patent_app_type] => utility
[patent_app_number] => 14/250523
[patent_app_country] => US
[patent_app_date] => 2014-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5853
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14250523
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/250523 | OPTICAL WIRING SUBSTRATE, MANUFACTURING METHOD OF OPTICAL WIRING SUBSTRATE AND OPTICAL MODULE | Apr 10, 2014 | Abandoned |
Array
(
[id] => 9639429
[patent_doc_number] => 20140217539
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'SEMICONDUCTOR OPTOELECTRONICS DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/249976
[patent_app_country] => US
[patent_app_date] => 2014-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 10259
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14249976
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/249976 | SEMICONDUCTOR OPTOELECTRONICS DEVICES | Apr 9, 2014 | Abandoned |
Array
(
[id] => 10409426
[patent_doc_number] => 20150294435
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-15
[patent_title] => 'BANKED MEMORY ACCESS EFFICIENCY BY A GRAPHICS PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 14/249154
[patent_app_country] => US
[patent_app_date] => 2014-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10723
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14249154
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/249154 | Banked memory access efficiency by a graphics processor | Apr 8, 2014 | Issued |
Array
(
[id] => 10697061
[patent_doc_number] => 20160043209
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-11
[patent_title] => 'SEMICONDUCTOR DEVICE PROVIDED WITH HEMT'
[patent_app_type] => utility
[patent_app_number] => 14/780753
[patent_app_country] => US
[patent_app_date] => 2014-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4042
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14780753
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/780753 | SEMICONDUCTOR DEVICE PROVIDED WITH HEMT | Apr 6, 2014 | Abandoned |
Array
(
[id] => 15015659
[patent_doc_number] => 10453991
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => Light-emitting device comprising active nanowires and contact nanowires and method of fabrication
[patent_app_type] => utility
[patent_app_number] => 14/780545
[patent_app_country] => US
[patent_app_date] => 2014-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 4841
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 299
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14780545
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/780545 | Light-emitting device comprising active nanowires and contact nanowires and method of fabrication | Mar 27, 2014 | Issued |
Array
(
[id] => 10343589
[patent_doc_number] => 20150228594
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'VIA UNDER THE INTERCONNECT STRUCTURES FOR SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/221582
[patent_app_country] => US
[patent_app_date] => 2014-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3312
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14221582
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/221582 | VIA UNDER THE INTERCONNECT STRUCTURES FOR SEMICONDUCTOR DEVICES | Mar 20, 2014 | Abandoned |
Array
(
[id] => 10358197
[patent_doc_number] => 20150243202
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-27
[patent_title] => 'Electronic Device Having Multiple Sides'
[patent_app_type] => utility
[patent_app_number] => 14/219199
[patent_app_country] => US
[patent_app_date] => 2014-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5641
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14219199
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/219199 | Electronic Device Having Multiple Sides | Mar 18, 2014 | Abandoned |