
Zachary W. Wilkes
Examiner (ID: 2151, Phone: (571)270-7540 , Office: P/2872 )
| Most Active Art Unit | 2872 |
| Art Unit(s) | 2873, 2872 |
| Total Applications | 1061 |
| Issued Applications | 667 |
| Pending Applications | 96 |
| Abandoned Applications | 322 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20418530
[patent_doc_number] => 12501836
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-16
[patent_title] => Dual magnetic tunnel junction devices for magnetic random access memory (MRAM)
[patent_app_type] => utility
[patent_app_number] => 17/981734
[patent_app_country] => US
[patent_app_date] => 2022-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 1223
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17981734
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/981734 | Dual magnetic tunnel junction devices for magnetic random access memory (MRAM) | Nov 6, 2022 | Issued |
Array
(
[id] => 19063120
[patent_doc_number] => 11942370
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-26
[patent_title] => Manufacturing method of semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/979807
[patent_app_country] => US
[patent_app_date] => 2022-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 74
[patent_no_of_words] => 40339
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17979807
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/979807 | Manufacturing method of semiconductor device | Nov 2, 2022 | Issued |
Array
(
[id] => 18371965
[patent_doc_number] => 11652147
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-05-16
[patent_title] => Metal-semiconductor contact structure based on two-dimensional semimetal electrodes
[patent_app_type] => utility
[patent_app_number] => 17/979125
[patent_app_country] => US
[patent_app_date] => 2022-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1910
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 363
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17979125
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/979125 | Metal-semiconductor contact structure based on two-dimensional semimetal electrodes | Nov 1, 2022 | Issued |
Array
(
[id] => 19341431
[patent_doc_number] => 12051628
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-30
[patent_title] => Semiconductor device with funnel shape spacer and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/977405
[patent_app_country] => US
[patent_app_date] => 2022-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 8263
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17977405
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/977405 | Semiconductor device with funnel shape spacer and methods of forming the same | Oct 30, 2022 | Issued |
Array
(
[id] => 18364971
[patent_doc_number] => 20230146562
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => Thin Film Transistor and Display Device Comprising the Same
[patent_app_type] => utility
[patent_app_number] => 17/978100
[patent_app_country] => US
[patent_app_date] => 2022-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12515
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17978100
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/978100 | Thin film transistor having dual active layers with dual channel portions and display device comprising the same | Oct 30, 2022 | Issued |
Array
(
[id] => 18447107
[patent_doc_number] => 11682683
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-20
[patent_title] => 3D micro display device and structure
[patent_app_type] => utility
[patent_app_number] => 17/967312
[patent_app_country] => US
[patent_app_date] => 2022-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 124
[patent_no_of_words] => 20507
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17967312
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/967312 | 3D micro display device and structure | Oct 16, 2022 | Issued |
Array
(
[id] => 19123653
[patent_doc_number] => 11967648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-23
[patent_title] => Method for forming oxide semiconductor film, semiconductor device, and method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/967001
[patent_app_country] => US
[patent_app_date] => 2022-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 84
[patent_no_of_words] => 26784
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17967001
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/967001 | Method for forming oxide semiconductor film, semiconductor device, and method for manufacturing semiconductor device | Oct 16, 2022 | Issued |
Array
(
[id] => 18164611
[patent_doc_number] => 20230031207
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/963591
[patent_app_country] => US
[patent_app_date] => 2022-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10811
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17963591
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/963591 | Semiconductor memory device and method for manufacturing the same | Oct 10, 2022 | Issued |
Array
(
[id] => 19086399
[patent_doc_number] => 20240113200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => INNER SPACER RELIABILITY MACRO DESIGN AND WELL CONTACT FORMATION
[patent_app_type] => utility
[patent_app_number] => 17/960116
[patent_app_country] => US
[patent_app_date] => 2022-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4137
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17960116
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/960116 | INNER SPACER RELIABILITY MACRO DESIGN AND WELL CONTACT FORMATION | Oct 3, 2022 | Pending |
Array
(
[id] => 18140746
[patent_doc_number] => 20230014586
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => HORIZONTAL GAA NANO-WIRE AND NANO-SLAB TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 17/956061
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4987
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17956061
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/956061 | Horizontal GAA nano-wire and nano-slab transistors | Sep 28, 2022 | Issued |
Array
(
[id] => 18146731
[patent_doc_number] => 20230020588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => ELECTRONIC DEVICE AND METHOD FOR MANUFACTURING ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/956768
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5876
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17956768
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/956768 | Electronic device and method for manufacturing electronic device | Sep 28, 2022 | Issued |
Array
(
[id] => 18143523
[patent_doc_number] => 20230017372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => MULTILEVEL SEMICONDUCTOR DEVICE AND STRUCTURE WITH IMAGE SENSORS AND WAFER BONDING
[patent_app_type] => utility
[patent_app_number] => 17/951545
[patent_app_country] => US
[patent_app_date] => 2022-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16329
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17951545
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/951545 | Multilevel semiconductor device and structure with image sensors and wafer bonding | Sep 22, 2022 | Issued |
Array
(
[id] => 18140748
[patent_doc_number] => 20230014588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => Thin Film Transistor Array Substrate and Electronic Device Including the Same
[patent_app_type] => utility
[patent_app_number] => 17/950024
[patent_app_country] => US
[patent_app_date] => 2022-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16356
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17950024
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/950024 | Thin film transistor array substrate and electronic device including the same | Sep 20, 2022 | Issued |
Array
(
[id] => 19094058
[patent_doc_number] => 11955525
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => Semiconductor device and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/941828
[patent_app_country] => US
[patent_app_date] => 2022-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7456
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17941828
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/941828 | Semiconductor device and method of forming the same | Sep 8, 2022 | Issued |
Array
(
[id] => 19604765
[patent_doc_number] => 20240395645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => Power Amplifier System in a Package
[patent_app_type] => utility
[patent_app_number] => 18/688533
[patent_app_country] => US
[patent_app_date] => 2022-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13159
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18688533
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/688533 | Power Amplifier System in a Package | Sep 1, 2022 | Pending |
Array
(
[id] => 20776553
[patent_doc_number] => 12660245
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-16
[patent_title] => Fabrication of gate-all-around integrated circuit structures having pre-spacer deposition cut gates with etch back process
[patent_app_type] => utility
[patent_app_number] => 17/893466
[patent_app_country] => US
[patent_app_date] => 2022-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 38
[patent_no_of_words] => 11820
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17893466
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/893466 | Fabrication of gate-all-around integrated circuit structures having pre-spacer deposition cut gates with etch back process | Aug 22, 2022 | Issued |
Array
(
[id] => 20471100
[patent_doc_number] => 12527148
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-13
[patent_title] => Detector having an element portion including an organic semiconductor layer and a wiring portion
[patent_app_type] => utility
[patent_app_number] => 17/820937
[patent_app_country] => US
[patent_app_date] => 2022-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 28
[patent_no_of_words] => 1794
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17820937
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/820937 | Detector having an element portion including an organic semiconductor layer and a wiring portion | Aug 18, 2022 | Issued |
Array
(
[id] => 18849086
[patent_doc_number] => 20230411490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/891039
[patent_app_country] => US
[patent_app_date] => 2022-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10158
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17891039
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/891039 | Semiconductor device including spacers on sides of dielectric structure and manufacturing method thereof | Aug 17, 2022 | Issued |
Array
(
[id] => 18164523
[patent_doc_number] => 20230031119
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/887151
[patent_app_country] => US
[patent_app_date] => 2022-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11133
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17887151
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/887151 | Semiconductor device and a method of manufacturing a semiconductor device | Aug 11, 2022 | Issued |
Array
(
[id] => 20540485
[patent_doc_number] => 12557574
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-17
[patent_title] => Treatment methods for silicon nanosheet surfaces using hydrogen radicals
[patent_app_type] => utility
[patent_app_number] => 17/886269
[patent_app_country] => US
[patent_app_date] => 2022-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 4552
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17886269
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/886269 | Treatment methods for silicon nanosheet surfaces using hydrogen radicals | Aug 10, 2022 | Issued |