
Zachary W. Wilkes
Examiner (ID: 2151, Phone: (571)270-7540 , Office: P/2872 )
| Most Active Art Unit | 2872 |
| Art Unit(s) | 2873, 2872 |
| Total Applications | 1061 |
| Issued Applications | 667 |
| Pending Applications | 96 |
| Abandoned Applications | 322 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18615543
[patent_doc_number] => 20230282280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-07
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICES AND FABRICATING METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/736409
[patent_app_country] => US
[patent_app_date] => 2022-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19218
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17736409
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/736409 | Three-dimensional memory devices having a support stack comprising a sacrificial dielectric layer, and fabricating methods thereof | May 3, 2022 | Issued |
Array
(
[id] => 18669939
[patent_doc_number] => 11776851
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Semiconductor device with multi-layered source/drain regions having different dopant concentrations and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/734521
[patent_app_country] => US
[patent_app_date] => 2022-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 22
[patent_no_of_words] => 8963
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17734521
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/734521 | Semiconductor device with multi-layered source/drain regions having different dopant concentrations and manufacturing method thereof | May 1, 2022 | Issued |
Array
(
[id] => 18874879
[patent_doc_number] => 11862702
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Gate-all-around integrated circuit structures having insulator FIN on insulator substrate
[patent_app_type] => utility
[patent_app_number] => 17/727603
[patent_app_country] => US
[patent_app_date] => 2022-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 13837
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17727603
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/727603 | Gate-all-around integrated circuit structures having insulator FIN on insulator substrate | Apr 21, 2022 | Issued |
Array
(
[id] => 17738144
[patent_doc_number] => 20220223606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => MEMORY DEVICE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/711448
[patent_app_country] => US
[patent_app_date] => 2022-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10526
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17711448
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/711448 | Memory device and method for forming the same | Mar 31, 2022 | Issued |
Array
(
[id] => 19237634
[patent_doc_number] => 20240194829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => MULTILAYER FILM STRUCTURE AND METHOD FOR PRODUCING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/553843
[patent_app_country] => US
[patent_app_date] => 2022-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10789
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18553843
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/553843 | MULTILAYER FILM STRUCTURE AND METHOD FOR PRODUCING THE SAME | Mar 31, 2022 | Pending |
Array
(
[id] => 18857305
[patent_doc_number] => 11854900
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Semiconductor device and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/699920
[patent_app_country] => US
[patent_app_date] => 2022-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 35
[patent_no_of_words] => 7627
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17699920
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/699920 | Semiconductor device and method of forming the same | Mar 20, 2022 | Issued |
Array
(
[id] => 17700308
[patent_doc_number] => 11374042
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-06-28
[patent_title] => 3D micro display semiconductor device and structure
[patent_app_type] => utility
[patent_app_number] => 17/699099
[patent_app_country] => US
[patent_app_date] => 2022-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 108
[patent_no_of_words] => 18751
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17699099
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/699099 | 3D micro display semiconductor device and structure | Mar 18, 2022 | Issued |
Array
(
[id] => 17708605
[patent_doc_number] => 20220208613
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-30
[patent_title] => FinFETs With Epitaxy Regions Having Mixed Wavy and Non-Wavy Portions
[patent_app_type] => utility
[patent_app_number] => 17/654626
[patent_app_country] => US
[patent_app_date] => 2022-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7894
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17654626
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/654626 | FinFETs with epitaxy regions having mixed wavy and non-wavy portions | Mar 13, 2022 | Issued |
Array
(
[id] => 18631975
[patent_doc_number] => 20230290880
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-14
[patent_title] => HIGH VOLTAGE MOSFET DEVICE WITH IMPROVED BREAKDOWN VOLTAGE
[patent_app_type] => utility
[patent_app_number] => 17/692218
[patent_app_country] => US
[patent_app_date] => 2022-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7051
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17692218
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/692218 | High voltage MOSFET device with improved breakdown voltage | Mar 10, 2022 | Issued |
Array
(
[id] => 18113294
[patent_doc_number] => 20230006174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-05
[patent_title] => DISPLAY PANEL AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/691757
[patent_app_country] => US
[patent_app_date] => 2022-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 29419
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17691757
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/691757 | Display panel including peripheral protrusion tip and display apparatus including corner protrusion tip | Mar 9, 2022 | Issued |
Array
(
[id] => 19926200
[patent_doc_number] => 12300493
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Isolating ion implantation of silicon channels for integrated circuit layout
[patent_app_type] => utility
[patent_app_number] => 17/689859
[patent_app_country] => US
[patent_app_date] => 2022-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17689859
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/689859 | Isolating ion implantation of silicon channels for integrated circuit layout | Mar 7, 2022 | Issued |
Array
(
[id] => 17660747
[patent_doc_number] => 20220181212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => SEMICONDUCTOR DEVICE WITH REDUCED LOADING EFFECT
[patent_app_type] => utility
[patent_app_number] => 17/652761
[patent_app_country] => US
[patent_app_date] => 2022-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7368
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17652761
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/652761 | Semiconductor device with reduced loading effect | Feb 27, 2022 | Issued |
Array
(
[id] => 17660749
[patent_doc_number] => 20220181214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => Multi-Channel Devices and Methods of Manufacture
[patent_app_type] => utility
[patent_app_number] => 17/682604
[patent_app_country] => US
[patent_app_date] => 2022-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16824
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17682604
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/682604 | Multi-channel devices and methods of manufacture | Feb 27, 2022 | Issued |
Array
(
[id] => 17661037
[patent_doc_number] => 20220181502
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => Isolation Structures for Transistors
[patent_app_type] => utility
[patent_app_number] => 17/678213
[patent_app_country] => US
[patent_app_date] => 2022-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7717
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17678213
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/678213 | Isolation structures for transistors | Feb 22, 2022 | Issued |
Array
(
[id] => 18586080
[patent_doc_number] => 20230268345
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-24
[patent_title] => INTEGRATION OF STACKED NANOSHEETS AND FINFET
[patent_app_type] => utility
[patent_app_number] => 17/651903
[patent_app_country] => US
[patent_app_date] => 2022-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5514
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17651903
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/651903 | Integration of stacked nanosheets and FINFET that overhangs a bottom spacer | Feb 21, 2022 | Issued |
Array
(
[id] => 19798035
[patent_doc_number] => 12239034
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-25
[patent_title] => Resistive random access memory device having needle-like-shaped top electrode region and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/671599
[patent_app_country] => US
[patent_app_date] => 2022-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 6670
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17671599
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/671599 | Resistive random access memory device having needle-like-shaped top electrode region and method for fabricating the same | Feb 14, 2022 | Issued |
Array
(
[id] => 18081427
[patent_doc_number] => 20220407039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => DISPLAY DEVICE INCLUDING A POLARIZATION LAYER
[patent_app_type] => utility
[patent_app_number] => 17/651151
[patent_app_country] => US
[patent_app_date] => 2022-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9138
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17651151
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/651151 | Display device including a partition wall having emission layers disposed in openings thereof | Feb 14, 2022 | Issued |
Array
(
[id] => 17917820
[patent_doc_number] => 20220320216
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/592965
[patent_app_country] => US
[patent_app_date] => 2022-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19509
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17592965
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/592965 | Display device with repair circuit for repairing a defective pixel | Feb 3, 2022 | Issued |
Array
(
[id] => 19842699
[patent_doc_number] => 12255099
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Methods of forming fin-on-nanosheet transistor stacks
[patent_app_type] => utility
[patent_app_number] => 17/590863
[patent_app_country] => US
[patent_app_date] => 2022-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5214
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17590863
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/590863 | Methods of forming fin-on-nanosheet transistor stacks | Feb 1, 2022 | Issued |
Array
(
[id] => 19741432
[patent_doc_number] => 12218281
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-04
[patent_title] => Display device including electric field forming auxiliary electrode and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/590488
[patent_app_country] => US
[patent_app_date] => 2022-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 21
[patent_no_of_words] => 13425
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17590488
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/590488 | Display device including electric field forming auxiliary electrode and method of manufacturing the same | Jan 31, 2022 | Issued |