
Zachary W. Wilkes
Examiner (ID: 2151, Phone: (571)270-7540 , Office: P/2872 )
| Most Active Art Unit | 2872 |
| Art Unit(s) | 2873, 2872 |
| Total Applications | 1061 |
| Issued Applications | 667 |
| Pending Applications | 96 |
| Abandoned Applications | 322 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11315330
[patent_doc_number] => 20160351440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-01
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/845874
[patent_app_country] => US
[patent_app_date] => 2015-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3695
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14845874
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/845874 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Sep 3, 2015 | Abandoned |
Array
(
[id] => 10652154
[patent_doc_number] => 09368417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-14
[patent_title] => 'Contact test structure and method'
[patent_app_type] => utility
[patent_app_number] => 14/846614
[patent_app_country] => US
[patent_app_date] => 2015-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5361
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14846614
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/846614 | Contact test structure and method | Sep 3, 2015 | Issued |
Array
(
[id] => 11207846
[patent_doc_number] => 09437477
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-09-06
[patent_title] => 'Pattern forming method'
[patent_app_type] => utility
[patent_app_number] => 14/844152
[patent_app_country] => US
[patent_app_date] => 2015-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 23
[patent_no_of_words] => 5269
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14844152
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/844152 | Pattern forming method | Sep 2, 2015 | Issued |
Array
(
[id] => 12330738
[patent_doc_number] => 09946239
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-17
[patent_title] => Furnace control board architecture
[patent_app_type] => utility
[patent_app_number] => 14/843620
[patent_app_country] => US
[patent_app_date] => 2015-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 2669
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14843620
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/843620 | Furnace control board architecture | Sep 1, 2015 | Issued |
Array
(
[id] => 11503122
[patent_doc_number] => 20170077307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'OXIDE SEMICONDUCTOR THIN FILM, THIN FILM TRANSISTOR, MANUFACTURING METHOD AND DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/123177
[patent_app_country] => US
[patent_app_date] => 2015-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5897
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15123177
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/123177 | Oxide semiconductor thin film, thin film transistor, manufacturing method and device | Sep 1, 2015 | Issued |
Array
(
[id] => 11475427
[patent_doc_number] => 20170062210
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'METHODS AND APPARATUS FOR IN-SITU CLEANING OF COPPER SURFACES AND DEPOSITION AND REMOVAL OF SELF-ASSEMBLED MONOLAYERS'
[patent_app_type] => utility
[patent_app_number] => 14/842806
[patent_app_country] => US
[patent_app_date] => 2015-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9269
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14842806
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/842806 | Methods and apparatus for in-situ cleaning of copper surfaces and deposition and removal of self-assembled monolayers | Aug 31, 2015 | Issued |
Array
(
[id] => 11076145
[patent_doc_number] => 20160273109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-22
[patent_title] => 'SEMICONDUCTOR MANUFACTURING APPARATUS AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/840734
[patent_app_country] => US
[patent_app_date] => 2015-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4800
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14840734
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/840734 | SEMICONDUCTOR MANUFACTURING APPARATUS AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | Aug 30, 2015 | Abandoned |
Array
(
[id] => 11472407
[patent_doc_number] => 20170059190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'SMART THERMOSTAT ROBUST AGAINST ADVERSE EFFECTS FROM INTERNAL HEAT-GENERATING COMPONENTS'
[patent_app_type] => utility
[patent_app_number] => 14/836744
[patent_app_country] => US
[patent_app_date] => 2015-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 17846
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14836744
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/836744 | Smart thermostat robust against adverse effects from internal heat-generating components | Aug 25, 2015 | Issued |
Array
(
[id] => 11328150
[patent_doc_number] => 20160358762
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-08
[patent_title] => 'SEMICONDUCTOR MANUFACTURING SYSTEM AND SEMICONDUCTOR MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/836080
[patent_app_country] => US
[patent_app_date] => 2015-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4889
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14836080
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/836080 | SEMICONDUCTOR MANUFACTURING SYSTEM AND SEMICONDUCTOR MANUFACTURING METHOD | Aug 25, 2015 | Abandoned |
Array
(
[id] => 10709936
[patent_doc_number] => 20160056083
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-25
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/833922
[patent_app_country] => US
[patent_app_date] => 2015-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 47
[patent_no_of_words] => 12460
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14833922
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/833922 | Method of manufacturing semiconductor devices | Aug 23, 2015 | Issued |
Array
(
[id] => 10747395
[patent_doc_number] => 20160093546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-31
[patent_title] => 'PACKAGE STUCTURE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/833102
[patent_app_country] => US
[patent_app_date] => 2015-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3957
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14833102
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/833102 | PACKAGE STUCTURE AND METHOD OF FABRICATING THE SAME | Aug 22, 2015 | Abandoned |
Array
(
[id] => 11578646
[patent_doc_number] => 09633917
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-25
[patent_title] => 'Three dimensional integrated circuit structure and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/830740
[patent_app_country] => US
[patent_app_date] => 2015-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 39
[patent_no_of_words] => 6968
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14830740
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/830740 | Three dimensional integrated circuit structure and method of manufacturing the same | Aug 19, 2015 | Issued |
Array
(
[id] => 10472499
[patent_doc_number] => 20150357516
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-10
[patent_title] => 'Light-Emitting Diode Chip with Current Spreading Layer'
[patent_app_type] => utility
[patent_app_number] => 14/830616
[patent_app_country] => US
[patent_app_date] => 2015-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4044
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14830616
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/830616 | Light-emitting diode chip with current spreading layer | Aug 18, 2015 | Issued |
Array
(
[id] => 11578567
[patent_doc_number] => 09633837
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-25
[patent_title] => 'Methods of providing dielectric to conductor adhesion in package structures'
[patent_app_type] => utility
[patent_app_number] => 14/830681
[patent_app_country] => US
[patent_app_date] => 2015-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 23
[patent_no_of_words] => 4068
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14830681
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/830681 | Methods of providing dielectric to conductor adhesion in package structures | Aug 18, 2015 | Issued |
Array
(
[id] => 10631708
[patent_doc_number] => 09349864
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-24
[patent_title] => 'Methods for selectively forming a layer of increased dopant concentration'
[patent_app_type] => utility
[patent_app_number] => 14/826477
[patent_app_country] => US
[patent_app_date] => 2015-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 5937
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14826477
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/826477 | Methods for selectively forming a layer of increased dopant concentration | Aug 13, 2015 | Issued |
Array
(
[id] => 10617649
[patent_doc_number] => 09337098
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-10
[patent_title] => 'Semiconductor die back layer separation method'
[patent_app_type] => utility
[patent_app_number] => 14/827110
[patent_app_country] => US
[patent_app_date] => 2015-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 19
[patent_no_of_words] => 9146
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14827110
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/827110 | Semiconductor die back layer separation method | Aug 13, 2015 | Issued |
Array
(
[id] => 10472426
[patent_doc_number] => 20150357442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-10
[patent_title] => 'TILT IMPLANTATION FOR FORMING FINFETS'
[patent_app_type] => utility
[patent_app_number] => 14/826857
[patent_app_country] => US
[patent_app_date] => 2015-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5980
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14826857
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/826857 | Tilt implantation for forming FinFETs | Aug 13, 2015 | Issued |
Array
(
[id] => 10583812
[patent_doc_number] => 09305938
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-05
[patent_title] => 'Methods of fabricating integrated structures, and methods of forming vertically-stacked memory cells'
[patent_app_type] => utility
[patent_app_number] => 14/824942
[patent_app_country] => US
[patent_app_date] => 2015-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4356
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14824942
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/824942 | Methods of fabricating integrated structures, and methods of forming vertically-stacked memory cells | Aug 11, 2015 | Issued |
Array
(
[id] => 11019594
[patent_doc_number] => 20160216547
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-28
[patent_title] => 'MANUFACTURING METHOD OF DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/820327
[patent_app_country] => US
[patent_app_date] => 2015-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4931
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14820327
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/820327 | Manufacturing method of display device | Aug 5, 2015 | Issued |
Array
(
[id] => 11869692
[patent_doc_number] => 20170236977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-17
[patent_title] => 'LIGHT-EMITTING DIODE AND MANUFACTURING METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 15/501815
[patent_app_country] => US
[patent_app_date] => 2015-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 16995
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15501815
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/501815 | Light-emitting diode and manufacturing method therefor | Aug 3, 2015 | Issued |