
Zachary W. Wilkes
Examiner (ID: 2151, Phone: (571)270-7540 , Office: P/2872 )
| Most Active Art Unit | 2872 |
| Art Unit(s) | 2873, 2872 |
| Total Applications | 1061 |
| Issued Applications | 667 |
| Pending Applications | 96 |
| Abandoned Applications | 322 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8841631
[patent_doc_number] => 20130137259
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-30
[patent_title] => 'Process for Making Contact with and Housing Integrated Circuits'
[patent_app_type] => utility
[patent_app_number] => 13/736365
[patent_app_country] => US
[patent_app_date] => 2013-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 13552
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13736365
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/736365 | Process for Making Contact with and Housing Integrated Circuits | Jan 7, 2013 | Abandoned |
Array
(
[id] => 10831268
[patent_doc_number] => 08859437
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-14
[patent_title] => 'Solution for etching a thin film transistor and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/731728
[patent_app_country] => US
[patent_app_date] => 2012-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5003
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13731728
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/731728 | Solution for etching a thin film transistor and method of manufacturing the same | Dec 30, 2012 | Issued |
Array
(
[id] => 10132262
[patent_doc_number] => 09166105
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-20
[patent_title] => 'Light emitting device'
[patent_app_type] => utility
[patent_app_number] => 13/729842
[patent_app_country] => US
[patent_app_date] => 2012-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 4873
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13729842
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/729842 | Light emitting device | Dec 27, 2012 | Issued |
Array
(
[id] => 8850882
[patent_doc_number] => 20130140557
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/727056
[patent_app_country] => US
[patent_app_date] => 2012-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 25287
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13727056
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/727056 | Method for manufacturing semiconductor device | Dec 25, 2012 | Issued |
Array
(
[id] => 10385418
[patent_doc_number] => 20150270425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-24
[patent_title] => 'METHOD FOR MANUFACTURING SOLAR CELLS HAVING NANO-MICRO COMPOSITE STRUCTURE ON SILICON SUBSTRATE AND SOLAR CELLS MANUFACTURED THEREBY'
[patent_app_type] => utility
[patent_app_number] => 14/437183
[patent_app_country] => US
[patent_app_date] => 2012-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7511
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14437183
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/437183 | Method for manufacturing solar cells having nano-micro composite structure on silicon substrate and solar cells manufactured thereby | Dec 17, 2012 | Issued |
Array
(
[id] => 10837835
[patent_doc_number] => 08865507
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Integrated visible and infrared imager devices and associated methods'
[patent_app_type] => utility
[patent_app_number] => 13/712865
[patent_app_country] => US
[patent_app_date] => 2012-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 25
[patent_no_of_words] => 11164
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13712865
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/712865 | Integrated visible and infrared imager devices and associated methods | Dec 11, 2012 | Issued |
Array
(
[id] => 11787606
[patent_doc_number] => 09397068
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-19
[patent_title] => 'Package in package (PiP) electronic device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/354583
[patent_app_country] => US
[patent_app_date] => 2012-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 21
[patent_no_of_words] => 5044
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 609
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14354583
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/354583 | Package in package (PiP) electronic device and manufacturing method thereof | Dec 3, 2012 | Issued |
Array
(
[id] => 9710702
[patent_doc_number] => 08835270
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-16
[patent_title] => 'Dual NSD implants for reduced Rsd in an NMOS transistor'
[patent_app_type] => utility
[patent_app_number] => 13/689433
[patent_app_country] => US
[patent_app_date] => 2012-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4045
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13689433
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/689433 | Dual NSD implants for reduced Rsd in an NMOS transistor | Nov 28, 2012 | Issued |
Array
(
[id] => 9957830
[patent_doc_number] => 09006034
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-04-14
[patent_title] => 'Post-mold for semiconductor package having exposed traces'
[patent_app_type] => utility
[patent_app_number] => 13/689566
[patent_app_country] => US
[patent_app_date] => 2012-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 2544
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13689566
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/689566 | Post-mold for semiconductor package having exposed traces | Nov 28, 2012 | Issued |
Array
(
[id] => 9427450
[patent_doc_number] => 08703524
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-04-22
[patent_title] => 'Indium sputtering method and materials for chalcopyrite-based material usable as solar cell absorber layers'
[patent_app_type] => utility
[patent_app_number] => 13/689091
[patent_app_country] => US
[patent_app_date] => 2012-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3299
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13689091
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/689091 | Indium sputtering method and materials for chalcopyrite-based material usable as solar cell absorber layers | Nov 28, 2012 | Issued |
Array
(
[id] => 9334935
[patent_doc_number] => 20140061717
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'POWER SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/688320
[patent_app_country] => US
[patent_app_date] => 2012-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4300
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13688320
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/688320 | Power semiconductor device and method of manufacturing the same | Nov 28, 2012 | Issued |
Array
(
[id] => 9026401
[patent_doc_number] => 08535982
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-09-17
[patent_title] => 'Providing an automatic optical inspection feature for solder joints on semiconductor packages'
[patent_app_type] => utility
[patent_app_number] => 13/689424
[patent_app_country] => US
[patent_app_date] => 2012-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 5001
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13689424
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/689424 | Providing an automatic optical inspection feature for solder joints on semiconductor packages | Nov 28, 2012 | Issued |
Array
(
[id] => 8853738
[patent_doc_number] => 20130143413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'WAFER PROCESSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/688472
[patent_app_country] => US
[patent_app_date] => 2012-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2973
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13688472
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/688472 | WAFER PROCESSING METHOD | Nov 28, 2012 | Abandoned |
Array
(
[id] => 8838865
[patent_doc_number] => 20130134493
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-30
[patent_title] => 'VERTICAL CHANNEL MEMORY DEVICES WITH NONUNIFORM GATE ELECTRODES'
[patent_app_type] => utility
[patent_app_number] => 13/689176
[patent_app_country] => US
[patent_app_date] => 2012-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 60
[patent_figures_cnt] => 60
[patent_no_of_words] => 12490
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13689176
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/689176 | Vertical channel memory devices with nonuniform gate electrodes | Nov 28, 2012 | Issued |
Array
(
[id] => 8755655
[patent_doc_number] => 20130089960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'MANUFACTURING METHOD FOR HIGH VOLTAGE TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 13/687523
[patent_app_country] => US
[patent_app_date] => 2012-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3371
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13687523
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/687523 | Manufacturing method for high voltage transistor | Nov 27, 2012 | Issued |
Array
(
[id] => 9054679
[patent_doc_number] => 20130252393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/687104
[patent_app_country] => US
[patent_app_date] => 2012-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 14670
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13687104
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/687104 | Method of manufacturing a semiconductor device | Nov 27, 2012 | Issued |
Array
(
[id] => 8853673
[patent_doc_number] => 20130143348
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'HEAT TREATMENT METHOD OF SEMICONDUCTOR WAFERS, MANUFACTURING METHOD OF SOLAR BATTERY, AND HEAT TREATMENT DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/686153
[patent_app_country] => US
[patent_app_date] => 2012-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5118
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13686153
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/686153 | Heat treatment method of semiconductor wafers, manufacturing method of solar battery, and heat treatment device | Nov 26, 2012 | Issued |
Array
(
[id] => 8884265
[patent_doc_number] => 20130157449
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'METHOD FOR FORMING METAL GATE'
[patent_app_type] => utility
[patent_app_number] => 13/686483
[patent_app_country] => US
[patent_app_date] => 2012-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3852
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13686483
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/686483 | Method for forming metal gate | Nov 26, 2012 | Issued |
Array
(
[id] => 10045298
[patent_doc_number] => 09085685
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-21
[patent_title] => 'Under-fill material and method for producing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/686841
[patent_app_country] => US
[patent_app_date] => 2012-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 27
[patent_no_of_words] => 28588
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13686841
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/686841 | Under-fill material and method for producing semiconductor device | Nov 26, 2012 | Issued |
Array
(
[id] => 9413444
[patent_doc_number] => 08697480
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-04-15
[patent_title] => 'Method for treating a semiconductor'
[patent_app_type] => utility
[patent_app_number] => 13/682876
[patent_app_country] => US
[patent_app_date] => 2012-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 5698
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13682876
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/682876 | Method for treating a semiconductor | Nov 20, 2012 | Issued |