
Zheng Wei
Examiner (ID: 5332, Phone: (571)270-1059 , Office: P/2192 )
| Most Active Art Unit | 2192 |
| Art Unit(s) | 2192 |
| Total Applications | 566 |
| Issued Applications | 433 |
| Pending Applications | 2 |
| Abandoned Applications | 135 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10954042
[patent_doc_number] => 20140357063
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-04
[patent_title] => 'MANUFACTURING METHODS OF SEMICONDUCTOR SUBSTRATES'
[patent_app_type] => utility
[patent_app_number] => 13/943178
[patent_app_country] => US
[patent_app_date] => 2013-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2822
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13943178
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/943178 | MANUFACTURING METHODS OF SEMICONDUCTOR SUBSTRATES | Jul 15, 2013 | Abandoned |
Array
(
[id] => 10022396
[patent_doc_number] => 09064891
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-23
[patent_title] => 'Gate encapsulation achieved by single-step deposition'
[patent_app_type] => utility
[patent_app_number] => 13/942829
[patent_app_country] => US
[patent_app_date] => 2013-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 10084
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13942829
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/942829 | Gate encapsulation achieved by single-step deposition | Jul 15, 2013 | Issued |
Array
(
[id] => 9079055
[patent_doc_number] => 20130264585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-10
[patent_title] => 'SEMICONDUCTOR DEVICE WITH STRESS-PROVIDING STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 13/907980
[patent_app_country] => US
[patent_app_date] => 2013-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1224
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13907980
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/907980 | SEMICONDUCTOR DEVICE WITH STRESS-PROVIDING STRUCTURE | Jun 2, 2013 | Abandoned |
Array
(
[id] => 9850635
[patent_doc_number] => 08952368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-10
[patent_title] => 'Thin film transistor and display device having the same'
[patent_app_type] => utility
[patent_app_number] => 13/898186
[patent_app_country] => US
[patent_app_date] => 2013-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 7137
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13898186
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/898186 | Thin film transistor and display device having the same | May 19, 2013 | Issued |
Array
(
[id] => 9054687
[patent_doc_number] => 20130252401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'NITRIDE SEMICONDUCTOR SUBSTRATE, SEMICONDUCTOR DEVICE, AND METHODS FOR MANUFACTURING NITRIDE SEMICONDUCTOR SUBSTRATE AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/895924
[patent_app_country] => US
[patent_app_date] => 2013-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 15320
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13895924
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/895924 | NITRIDE SEMICONDUCTOR SUBSTRATE, SEMICONDUCTOR DEVICE, AND METHODS FOR MANUFACTURING NITRIDE SEMICONDUCTOR SUBSTRATE AND SEMICONDUCTOR DEVICE | May 15, 2013 | Abandoned |
Array
(
[id] => 9068767
[patent_doc_number] => 20130260523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'METHOD FOR FABRICATING SUPER-JUNCTION POWER DEVICE WITH REDUCED MILLER CAPACITANCE'
[patent_app_type] => utility
[patent_app_number] => 13/894443
[patent_app_country] => US
[patent_app_date] => 2013-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3181
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13894443
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/894443 | Method for fabricating super-junction power device with reduced miller capacitance | May 14, 2013 | Issued |
Array
(
[id] => 9233323
[patent_doc_number] => 08598631
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-03
[patent_title] => 'Semiconductor integrated circuit chip and layout method for the same'
[patent_app_type] => utility
[patent_app_number] => 13/888947
[patent_app_country] => US
[patent_app_date] => 2013-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 3185
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13888947
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/888947 | Semiconductor integrated circuit chip and layout method for the same | May 6, 2013 | Issued |
Array
(
[id] => 9041771
[patent_doc_number] => 20130244409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-19
[patent_title] => 'SCHOTTKY BARRIER DIODE AND METHOD FOR MAKING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/887708
[patent_app_country] => US
[patent_app_date] => 2013-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2250
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13887708
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/887708 | Schottky barrier diode and method for making the same | May 5, 2013 | Issued |
Array
(
[id] => 9031194
[patent_doc_number] => 20130233832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-12
[patent_title] => 'IMPLEMENTING SELECTIVE REWORK FOR CHIP STACKS AND SILICON CARRIER ASSEMBLIES'
[patent_app_type] => utility
[patent_app_number] => 13/869658
[patent_app_country] => US
[patent_app_date] => 2013-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2917
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13869658
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/869658 | Implementing selective rework for chip stacks and silicon carrier assemblies | Apr 23, 2013 | Issued |
Array
(
[id] => 9065090
[patent_doc_number] => 20130256846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'Semiconductor Overlapped PN Structure and Manufacturing Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 13/864196
[patent_app_country] => US
[patent_app_date] => 2013-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2215
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13864196
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/864196 | Semiconductor overlapped PN structure and manufacturing method thereof | Apr 15, 2013 | Issued |
Array
(
[id] => 9428168
[patent_doc_number] => 08704246
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-22
[patent_title] => 'Light emitting device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/862052
[patent_app_country] => US
[patent_app_date] => 2013-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 38
[patent_no_of_words] => 13002
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13862052
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/862052 | Light emitting device and method of manufacturing the same | Apr 11, 2013 | Issued |
Array
(
[id] => 10217450
[patent_doc_number] => 20150102443
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-16
[patent_title] => 'Infrared Sensor Device and Method for Producing an Infrared Sensor Device'
[patent_app_type] => utility
[patent_app_number] => 14/400691
[patent_app_country] => US
[patent_app_date] => 2013-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3736
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14400691
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/400691 | Infrared sensor device and method for producing an infrared sensor device | Apr 11, 2013 | Issued |
Array
(
[id] => 9277957
[patent_doc_number] => 20140027925
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-30
[patent_title] => 'THROUGH-HOLED INTERPOSER, PACKAGING SUBSTRATE, AND METHODS OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/845625
[patent_app_country] => US
[patent_app_date] => 2013-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5282
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13845625
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/845625 | Through-holed interposer, packaging substrate, and methods of fabricating the same | Mar 17, 2013 | Issued |
Array
(
[id] => 10551412
[patent_doc_number] => 09276044
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-01
[patent_title] => 'Display device and method for manufacturing display device'
[patent_app_type] => utility
[patent_app_number] => 13/846594
[patent_app_country] => US
[patent_app_date] => 2013-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5579
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13846594
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/846594 | Display device and method for manufacturing display device | Mar 17, 2013 | Issued |
Array
(
[id] => 9729186
[patent_doc_number] => 20140264893
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'PITCH-HALVING INTEGRATED CIRCUIT PROCESS AND INTEGRATED CIRCUIT STRUCTURE MADE THEREBY'
[patent_app_type] => utility
[patent_app_number] => 13/845038
[patent_app_country] => US
[patent_app_date] => 2013-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2933
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13845038
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/845038 | Pitch-halving integrated circuit process and integrated circuit structure made thereby | Mar 16, 2013 | Issued |
Array
(
[id] => 8987114
[patent_doc_number] => 20130214395
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/802929
[patent_app_country] => US
[patent_app_date] => 2013-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5482
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13802929
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/802929 | Semiconductor device and manufacturing method | Mar 13, 2013 | Issued |
Array
(
[id] => 9515211
[patent_doc_number] => 20140151704
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'Method, System, and Apparatus for Preparing Substrates and Bonding Semiconductor Layers to Substrates'
[patent_app_type] => utility
[patent_app_number] => 13/831067
[patent_app_country] => US
[patent_app_date] => 2013-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8167
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13831067
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/831067 | Method, system, and apparatus for preparing substrates and bonding semiconductor layers to substrates | Mar 13, 2013 | Issued |
Array
(
[id] => 10837865
[patent_doc_number] => 08865537
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Differential excitation of ports to control chip-mode mediated crosstalk'
[patent_app_type] => utility
[patent_app_number] => 13/827977
[patent_app_country] => US
[patent_app_date] => 2013-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 3115
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13827977
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/827977 | Differential excitation of ports to control chip-mode mediated crosstalk | Mar 13, 2013 | Issued |
Array
(
[id] => 9928312
[patent_doc_number] => 20150076504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-19
[patent_title] => 'ADVANCED EXCIMER LASER ANNEALING FOR THIN FILMS'
[patent_app_type] => utility
[patent_app_number] => 14/401476
[patent_app_country] => US
[patent_app_date] => 2013-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 23935
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14401476
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/401476 | Advanced excimer laser annealing for thin films | Mar 13, 2013 | Issued |
Array
(
[id] => 10888544
[patent_doc_number] => 08912540
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-16
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/802704
[patent_app_country] => US
[patent_app_date] => 2013-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 52
[patent_no_of_words] => 13733
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13802704
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/802704 | Semiconductor device | Mar 12, 2013 | Issued |