
Ziaul Karim
Examiner (ID: 3714, Phone: (571)270-3279 , Office: P/2127 )
| Most Active Art Unit | 2119 |
| Art Unit(s) | 2117, 2127, 2119 |
| Total Applications | 1013 |
| Issued Applications | 819 |
| Pending Applications | 81 |
| Abandoned Applications | 134 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19589702
[patent_doc_number] => 20240387259
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => CONDUCTIVE STRUCTURES WITH BARRIERS AND LINERS OF VARYING THICKNESSES
[patent_app_type] => utility
[patent_app_number] => 18/788322
[patent_app_country] => US
[patent_app_date] => 2024-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21061
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18788322
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/788322 | CONDUCTIVE STRUCTURES WITH BARRIERS AND LINERS OF VARYING THICKNESSES | Jul 29, 2024 | Pending |
Array
(
[id] => 19604741
[patent_doc_number] => 20240395621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => DICING METHOD FOR STACKED SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/788363
[patent_app_country] => US
[patent_app_date] => 2024-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7936
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18788363
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/788363 | DICING METHOD FOR STACKED SEMICONDUCTOR DEVICES | Jul 29, 2024 | Pending |
Array
(
[id] => 19559963
[patent_doc_number] => 20240371755
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => LOW COST THREE-DIMENSIONAL STACKING SEMICONDUCTOR ASSEMBLIES
[patent_app_type] => utility
[patent_app_number] => 18/774763
[patent_app_country] => US
[patent_app_date] => 2024-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4351
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18774763
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/774763 | LOW COST THREE-DIMENSIONAL STACKING SEMICONDUCTOR ASSEMBLIES | Jul 15, 2024 | Pending |
Array
(
[id] => 20418387
[patent_doc_number] => 12501692
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-16
[patent_title] => Semiconductor device for a low-loss antenna switch
[patent_app_type] => utility
[patent_app_number] => 18/773203
[patent_app_country] => US
[patent_app_date] => 2024-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 4083
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18773203
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/773203 | Semiconductor device for a low-loss antenna switch | Jul 14, 2024 | Issued |
Array
(
[id] => 19500403
[patent_doc_number] => 20240339421
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => ELECTRONIC COMPONENT AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/748127
[patent_app_country] => US
[patent_app_date] => 2024-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17297
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18748127
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/748127 | Electronic component and semiconductor device | Jun 19, 2024 | Issued |
Array
(
[id] => 19502101
[patent_doc_number] => 20240341119
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/746495
[patent_app_country] => US
[patent_app_date] => 2024-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15240
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18746495
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/746495 | Display panel and display device | Jun 17, 2024 | Issued |
Array
(
[id] => 20113140
[patent_doc_number] => 12363895
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Integrated assemblies and methods of forming integrated assemblies
[patent_app_type] => utility
[patent_app_number] => 18/676056
[patent_app_country] => US
[patent_app_date] => 2024-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 21
[patent_no_of_words] => 0
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18676056
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/676056 | Integrated assemblies and methods of forming integrated assemblies | May 27, 2024 | Issued |
Array
(
[id] => 20418386
[patent_doc_number] => 12501691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-16
[patent_title] => Semiconductor device for a low-loss antenna switch
[patent_app_type] => utility
[patent_app_number] => 18/669378
[patent_app_country] => US
[patent_app_date] => 2024-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 4051
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18669378
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/669378 | Semiconductor device for a low-loss antenna switch | May 19, 2024 | Issued |
Array
(
[id] => 19436207
[patent_doc_number] => 20240304705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/665600
[patent_app_country] => US
[patent_app_date] => 2024-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4037
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18665600
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/665600 | Semiconductor device and method for fabricating the same | May 15, 2024 | Issued |
Array
(
[id] => 19366075
[patent_doc_number] => 20240268109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/638859
[patent_app_country] => US
[patent_app_date] => 2024-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7091
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 325
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18638859
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/638859 | Semiconductor memory device and manufacturing method thereof | Apr 17, 2024 | Issued |
Array
(
[id] => 20177457
[patent_doc_number] => 12396222
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-19
[patent_title] => RFSOI semiconductor structures including a nitrogen-doped charge-trapping layer and methods of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/632712
[patent_app_country] => US
[patent_app_date] => 2024-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 4570
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18632712
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/632712 | RFSOI semiconductor structures including a nitrogen-doped charge-trapping layer and methods of manufacturing the same | Apr 10, 2024 | Issued |
Array
(
[id] => 19288008
[patent_doc_number] => 20240224491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/602522
[patent_app_country] => US
[patent_app_date] => 2024-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7217
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18602522
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/602522 | SEMICONDUCTOR DEVICE | Mar 11, 2024 | Pending |
Array
(
[id] => 19560097
[patent_doc_number] => 20240371889
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => DISPLAY DEVICE AND TILED DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/591298
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17991
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18591298
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/591298 | DISPLAY DEVICE AND TILED DISPLAY DEVICE | Feb 28, 2024 | Pending |
Array
(
[id] => 20276451
[patent_doc_number] => 12446240
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-14
[patent_title] => Interconnect layout for semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/585211
[patent_app_country] => US
[patent_app_date] => 2024-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 3275
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18585211
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/585211 | Interconnect layout for semiconductor device | Feb 22, 2024 | Issued |
Array
(
[id] => 19237622
[patent_doc_number] => 20240194817
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => MANUFACTURING METHOD FOR SOLAR CELL, MULTI-JUNCTION SOLAR CELL, SOLAR CELL MODULE, AND PHOTOVOLTAIC POWER GENERATION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/581588
[patent_app_country] => US
[patent_app_date] => 2024-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13613
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18581588
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/581588 | MANUFACTURING METHOD FOR SOLAR CELL, MULTI-JUNCTION SOLAR CELL, SOLAR CELL MODULE, AND PHOTOVOLTAIC POWER GENERATION SYSTEM | Feb 19, 2024 | Pending |
Array
(
[id] => 20153454
[patent_doc_number] => 20250253292
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-07
[patent_title] => CHIP PACKAGE STRUCTURE WITH CONDUCTIVE VIA STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/432386
[patent_app_country] => US
[patent_app_date] => 2024-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1983
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18432386
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/432386 | CHIP PACKAGE STRUCTURE WITH CONDUCTIVE VIA STRUCTURE AND METHOD FOR FORMING THE SAME | Feb 4, 2024 | Pending |
Array
(
[id] => 19206288
[patent_doc_number] => 20240178187
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => CHIP PACKAGE STRUCTURE AND PACKAGING METHOD THEREOF, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/430903
[patent_app_country] => US
[patent_app_date] => 2024-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14366
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18430903
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/430903 | CHIP PACKAGE STRUCTURE AND PACKAGING METHOD THEREOF, AND ELECTRONIC DEVICE | Feb 1, 2024 | Pending |
Array
(
[id] => 20245903
[patent_doc_number] => 12426248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-23
[patent_title] => Semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 18/420138
[patent_app_country] => US
[patent_app_date] => 2024-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 3618
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18420138
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/420138 | Semiconductor devices | Jan 22, 2024 | Issued |
Array
(
[id] => 19823234
[patent_doc_number] => 20250081441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/414959
[patent_app_country] => US
[patent_app_date] => 2024-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18414959
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/414959 | SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME | Jan 16, 2024 | Pending |
Array
(
[id] => 19321567
[patent_doc_number] => 20240243114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => ELECTRONIC PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/414485
[patent_app_country] => US
[patent_app_date] => 2024-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3893
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18414485
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/414485 | ELECTRONIC PACKAGE STRUCTURE | Jan 16, 2024 | Pending |