A couple questions:

1)  I assume Patexia is looking for either a single chip or multi-chip solution

2)  you use the term "core logic unit" but it is not defined or used in the patent in question,

could you please provide your definition of what Patexia sees as being included in this "unit"