System for correcting an illegal addressing signal by changing a current bit from one to zero if a bit immediately left adjacent to the current bit is zero | Patent Number 06185649

US 06185649 NA
Application Number9081693
Publication Number-
Pendency2 years, 8 months, 24 days
Filled DateMay 19, 1998
Priority DateMay 19, 1998
Publication Date-
Expiration DateMay 19, 2018
Inventor/Applicants John M. Lo
ExaminesELAMIN, ABDELMONIEM I
Art Unit2182
Technology Center2100
Assignments
Toshiba America Electronic Components
Current
Toshiba America Electronic ComponentsToshiba
Original
Law Firm
You must be logged in to view
Login
Attorneys
Subscription-Only
View Concierge Program
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.
Check our Latest ReportPurchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.