Clock data recovery circuit with circuit loop disablement | Patent Number 07681063
US 07681063 B2Filled DateMar 30, 2005
Priority DateMar 30, 2005
Publication DateOct 12, 2006
Expiration DateMar 16, 2022
Inventor/ApplicantsPaul Lindt
Luca Ravezzi
Karthik Gopalakrishnan
Hamid Partovi
Andreas Blum
Luca Ravezzi
Karthik Gopalakrishnan
Hamid Partovi
Andreas Blum
ExaminesSURYAWANSHI, SURESH
Art Unit2115
Technology Center2100
Law Firm
You must be logged in to view
LoginAttorneys
Subscription-Only
View Concierge ProgramEmpower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.