Post-synthesis insertion of debug cores | Patent Number 10949586
US 10949586 B1Filled DateJul 1, 2020
Priority DateJul 1, 2020
Publication Date-
Expiration DateJun 30, 2040
Inventor/ApplicantsRahul Gupta
Jaipal R. Nareddy
Suman Kumar Timmireddy
Jaipal R. Nareddy
Suman Kumar Timmireddy
ExaminesNGUYEN, NHA T
Art Unit2851
Technology Center2800
Law Firm
You must be logged in to view
LoginAttorneys
Subscription-Only
View Concierge ProgramEmpower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.