Tightly coupled scalar and boolean processor with result vector subunit controlled by instruction flow | Patent Publication Number 20070169179
US 20070169179 A1Patent NumberUS 08549256 B2
Application Number11623297
Filled DateJan 15, 2007
Priority DateJun 15, 1998
Publication DateJul 19, 2007
Original AssigneeIntel Corporation
Current AssigneeIntel Corporation
Inventor/ApplicantsCharles Narad
International
2
G06F
H04L
National
2
712/3
726/4.
Field of Search
0
Methods and apparatus relating to a tightly coupled scalar and Boolean processor are described. In an embodiment, a Boolean unit may include a result vector subunit. The result vector subunit may be controlled by an instruction flow that is managed by a scalar unit. Other embodiments are also disclosed.
- 1. An apparatus comprising: na scalar unit; a Boolean unit, the Boolean unit comprising a result vector subunit, wherein the result vector subunit is controlled by an instruction flow managed by the scalar unit; and a communication facility to couple the scalar and Boolean units.
See the invalidated claims, subscribe to our Concierge Program.
View Concierge ProgramSubscription-Only
View Concierge ProgramSubscription-Only
View Concierge ProgramEmpower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.