HIGH-THROUGHPUT LOW-LATENCY HYBRID MEMORY MODULE | Patent Publication Number 20230409205

US 20230409205 A1
Patent Number-
Application Number18339812
Filled DateJun 22, 2023
Priority DateOct 14, 2015
Publication DateDec 21, 2023
Original Assignee
Current Assignee
Inventor/ApplicantsMicheal Miller
Stephen Horn
Aws Shallal
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.
Check our Latest ReportPurchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.