MEMORY ARCHITECTURE WITH ALTERNATING SEGMENTS AND MULTIPLE BITLINES | Patent Publication Number 20150138864

US 20150138864 A1

Patent Number-

Application Number14086248

Filled DateNov 21, 2013

Priority DateNov 15, 2013

Publication DateMay 21, 2015

Original AssigneeBroadcom

Current AssigneeLsi Broadcom
Agere Systems Broadcom

Inventor/Applicants

Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.

Check our Latest Report Purchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.