Matthew C Graham
Examiner (ID: 16287, Phone: (571)272-7116 , Office: P/3993 )
Most Active Art Unit | 3103 |
Art Unit(s) | 3683, 3613, 3103, 2202, 3104, 3993, 3303 |
Total Applications | 2166 |
Issued Applications | 1848 |
Pending Applications | 68 |
Abandoned Applications | 250 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17753486
[patent_doc_number] => 20220231691
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-21
[patent_title] => PHASE LOCK LOOP (PLL) SYNCHRONIZATION
[patent_app_type] => utility
[patent_app_number] => 17/714081
[patent_app_country] => US
[patent_app_date] => 2022-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13638
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17714081
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/714081 | Phase lock loop (PLL) synchronization | Apr 4, 2022 | Issued |
Array
(
[id] => 18220092
[patent_doc_number] => 11595049
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-02-28
[patent_title] => Period error correction in digital frequency locked loops
[patent_app_type] => utility
[patent_app_number] => 17/710650
[patent_app_country] => US
[patent_app_date] => 2022-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 7130
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17710650
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/710650 | Period error correction in digital frequency locked loops | Mar 30, 2022 | Issued |
Array
(
[id] => 18220094
[patent_doc_number] => 11595051
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-28
[patent_title] => Frequency dividing circuit, frequency dividing method and phase locked loop
[patent_app_type] => utility
[patent_app_number] => 17/708944
[patent_app_country] => US
[patent_app_date] => 2022-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 7123
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17708944
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/708944 | Frequency dividing circuit, frequency dividing method and phase locked loop | Mar 29, 2022 | Issued |
Array
(
[id] => 18432168
[patent_doc_number] => 11677404
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-06-13
[patent_title] => Independently clocking digital loop filter by time-to-digital converter in digital phase-locked loop
[patent_app_type] => utility
[patent_app_number] => 17/704578
[patent_app_country] => US
[patent_app_date] => 2022-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3564
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17704578
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/704578 | Independently clocking digital loop filter by time-to-digital converter in digital phase-locked loop | Mar 24, 2022 | Issued |
Array
(
[id] => 18220091
[patent_doc_number] => 11595048
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-02-28
[patent_title] => Faster phase-locked loop locking using successive approximation toward a target frequency
[patent_app_type] => utility
[patent_app_number] => 17/704542
[patent_app_country] => US
[patent_app_date] => 2022-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4222
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17704542
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/704542 | Faster phase-locked loop locking using successive approximation toward a target frequency | Mar 24, 2022 | Issued |
Array
(
[id] => 18106076
[patent_doc_number] => 11545982
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Type-I PLLs for phase-controlled applications
[patent_app_type] => utility
[patent_app_number] => 17/656124
[patent_app_country] => US
[patent_app_date] => 2022-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 9573
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17656124
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/656124 | Type-I PLLs for phase-controlled applications | Mar 22, 2022 | Issued |
Array
(
[id] => 18156830
[patent_doc_number] => 11569831
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-01-31
[patent_title] => Time-to-digital converter calibration
[patent_app_type] => utility
[patent_app_number] => 17/656176
[patent_app_country] => US
[patent_app_date] => 2022-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7331
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17656176
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/656176 | Time-to-digital converter calibration | Mar 22, 2022 | Issued |
Array
(
[id] => 17918741
[patent_doc_number] => 20220321137
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => CALIBRATION OF A TIME-TO-DIGITAL CONVERTER USING A VIRTUAL PHASE-LOCKED LOOP
[patent_app_type] => utility
[patent_app_number] => 17/699350
[patent_app_country] => US
[patent_app_date] => 2022-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4860
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17699350
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/699350 | Calibration of a time-to-digital converter using a virtual phase-locked loop | Mar 20, 2022 | Issued |
Array
(
[id] => 18464907
[patent_doc_number] => 11689207
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-06-27
[patent_title] => Wide frequency range voltage controlled oscillators
[patent_app_type] => utility
[patent_app_number] => 17/694550
[patent_app_country] => US
[patent_app_date] => 2022-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5685
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17694550
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/694550 | Wide frequency range voltage controlled oscillators | Mar 13, 2022 | Issued |
Array
(
[id] => 17871720
[patent_doc_number] => 20220294457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => PLL CIRCUIT, SEMICONDUCTOR APPARATUS, EQUIPMENT
[patent_app_type] => utility
[patent_app_number] => 17/692389
[patent_app_country] => US
[patent_app_date] => 2022-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7396
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17692389
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/692389 | PLL circuit, semiconductor apparatus, equipment | Mar 10, 2022 | Issued |
Array
(
[id] => 17677681
[patent_doc_number] => 20220190848
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => Spur Compensation Method and System
[patent_app_type] => utility
[patent_app_number] => 17/653521
[patent_app_country] => US
[patent_app_date] => 2022-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19471
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17653521
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/653521 | Spur compensation method and system | Mar 3, 2022 | Issued |
Array
(
[id] => 18464906
[patent_doc_number] => 11689206
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-06-27
[patent_title] => Clock frequency monitoring for a phase-locked loop based design
[patent_app_type] => utility
[patent_app_number] => 17/686664
[patent_app_country] => US
[patent_app_date] => 2022-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17686664
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/686664 | Clock frequency monitoring for a phase-locked loop based design | Mar 3, 2022 | Issued |
Array
(
[id] => 18220090
[patent_doc_number] => 11595047
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-02-28
[patent_title] => Apparatus and methods for a phase frequency detector with a wide operational range
[patent_app_type] => utility
[patent_app_number] => 17/685474
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6320
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17685474
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/685474 | Apparatus and methods for a phase frequency detector with a wide operational range | Mar 2, 2022 | Issued |
Array
(
[id] => 18016999
[patent_doc_number] => 11509313
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-11-22
[patent_title] => Delay-locked loop circuit with multiple modes
[patent_app_type] => utility
[patent_app_number] => 17/684373
[patent_app_country] => US
[patent_app_date] => 2022-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 5416
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17684373
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/684373 | Delay-locked loop circuit with multiple modes | Feb 28, 2022 | Issued |
Array
(
[id] => 18270909
[patent_doc_number] => 20230092151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => SEMICONDUCTOR INTEGRATED CIRCUIT, ELECTRONIC DEVICE, AND FREQUENCY DETECTING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/680105
[patent_app_country] => US
[patent_app_date] => 2022-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6475
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17680105
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/680105 | SEMICONDUCTOR INTEGRATED CIRCUIT, ELECTRONIC DEVICE, AND FREQUENCY DETECTING METHOD | Feb 23, 2022 | Abandoned |
Array
(
[id] => 18270237
[patent_doc_number] => 20230091479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => ELECTRONIC DEVICE AND CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 17/679015
[patent_app_country] => US
[patent_app_date] => 2022-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8279
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17679015
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/679015 | Electronic device and control method | Feb 22, 2022 | Issued |
Array
(
[id] => 17840834
[patent_doc_number] => 20220278140
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-01
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/673958
[patent_app_country] => US
[patent_app_date] => 2022-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17482
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17673958
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/673958 | Semiconductor device | Feb 16, 2022 | Issued |
Array
(
[id] => 18568358
[patent_doc_number] => 20230258694
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-17
[patent_title] => Psuedo Digital ASK Demodulator with Integrated Buck Boost and USB-PD for Wireless Charging
[patent_app_type] => utility
[patent_app_number] => 17/669706
[patent_app_country] => US
[patent_app_date] => 2022-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4778
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17669706
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/669706 | Psuedo digital ASK demodulator with integrated buck boost and USB-PD for wireless charging | Feb 10, 2022 | Issued |
Array
(
[id] => 18402654
[patent_doc_number] => 11664807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-30
[patent_title] => Phase correcting device, distance measuring device, phase fluctuation detecting device and phase correction method
[patent_app_type] => utility
[patent_app_number] => 17/670027
[patent_app_country] => US
[patent_app_date] => 2022-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 19701
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 442
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17670027
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/670027 | Phase correcting device, distance measuring device, phase fluctuation detecting device and phase correction method | Feb 10, 2022 | Issued |
Array
(
[id] => 18343722
[patent_doc_number] => 11641207
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-02
[patent_title] => Fast lock phase-locked loop circuit for avoiding cycle slip
[patent_app_type] => utility
[patent_app_number] => 17/668394
[patent_app_country] => US
[patent_app_date] => 2022-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3805
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 402
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17668394
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/668394 | Fast lock phase-locked loop circuit for avoiding cycle slip | Feb 9, 2022 | Issued |